blob: 35592cf8448bf029b2ded282e46da9b91c39dd67 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
<counter_set name="L2C-310_cntX">
<counter name="L2C-310_cnt0"/>
<counter name="L2C-310_cnt1"/>
</counter_set>
<category name="L2C-310" counter_set="L2C-310_cntX" per_cpu="no">
<event event="0x1" title="L2 Cache" name="CO" description="Eviction, CastOut, of a line from the L2 cache"/>
<event event="0x2" title="L2 Cache" name="DRH" description="Data read hit"/>
<event event="0x3" title="L2 Cache" name="DRREQ" description="Data read request"/>
<event event="0x4" title="L2 Cache" name="DWHIT" description="Data write hit"/>
<event event="0x5" title="L2 Cache" name="DWREQ" description="Data write request"/>
<event event="0x6" title="L2 Cache" name="DWTREQ" description="Data write request with write-through attribute"/>
<event event="0x7" title="L2 Cache" name="IRHIT" description="Instruction read hit"/>
<event event="0x8" title="L2 Cache" name="IRREQ" description="Instruction read request"/>
<event event="0x9" title="L2 Cache" name="WA" description="Write allocate"/>
<event event="0xa" title="L2 Cache" name="IPFALLOC" description="Allocation of a prefetch generated by L2C-310 into the L2 cache"/>
<event event="0xb" title="L2 Cache" name="EPFHIT" description="Prefetch hint hits in the L2 cache"/>
<event event="0xc" title="L2 Cache" name="EPFALLOC" description="Prefetch hint allocated into the L2 cache"/>
<event event="0xd" title="L2 Cache" name="SRRCVD" description="Speculative read received"/>
<event event="0xe" title="L2 Cache" name="SRCONF" description="Speculative read confirmed"/>
<event event="0xf" title="L2 Cache" name="EPFRCVD" description="Prefetch hint received"/>
</category>
|
