aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorKishon Vijay Abraham I2017-08-24 09:12:47 -0500
committerJean-Jacques Hiblot2017-08-25 07:16:11 -0500
commit8e5307a4f7f7c091c131b8df838e7e7d4b235b5f (patch)
tree5597d1522b4efd3e5a9647983db417ac46b12829
parent6a37d262ccda5afb8ab7608194a8dddfdb095bc0 (diff)
downloadkernel-omap-8e5307a4f7f7c091c131b8df838e7e7d4b235b5f.tar.gz
kernel-omap-8e5307a4f7f7c091c131b8df838e7e7d4b235b5f.tar.xz
kernel-omap-8e5307a4f7f7c091c131b8df838e7e7d4b235b5f.zip
dt-bindings: PCI: dra7xx: Add properties to enable x2 lane in dra7
Add syscon properties required for configuring PCIe in x2 lane mode. Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com> Signed-off-by: Jean-Jacques Hiblot <jjhiblot@ti.com>
-rw-r--r--Documentation/devicetree/bindings/pci/ti-pci.txt4
1 files changed, 4 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/pci/ti-pci.txt b/Documentation/devicetree/bindings/pci/ti-pci.txt
index 067b1a5ca3cb..57bf112a09be 100644
--- a/Documentation/devicetree/bindings/pci/ti-pci.txt
+++ b/Documentation/devicetree/bindings/pci/ti-pci.txt
@@ -13,6 +13,10 @@ PCIe Designware Controller
13 - ti,hwmods : Name of the hwmod associated to the pcie, "pcie<X>", 13 - ti,hwmods : Name of the hwmod associated to the pcie, "pcie<X>",
14 where <X> is the instance number of the pcie from the HW spec. 14 where <X> is the instance number of the pcie from the HW spec.
15 - num-lanes as specified in ../designware-pcie.txt 15 - num-lanes as specified in ../designware-pcie.txt
16 - syscon-lane-conf : phandle/offset pair. Phandle to the system control module and the
17 register offset to specify 1 lane or 2 lane.
18 - syscon-lane-sel : phandle/offset pair. Phandle to the system control module and the
19 register offset to specify lane selection.
16 20
17HOST MODE 21HOST MODE
18========= 22=========