aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorBuddy Liong2016-08-01 13:33:42 -0500
committerSunita Nadampalli2016-08-01 13:33:42 -0500
commit328da3f3697aa9ca670c844290ef6a5c29fcbeed (patch)
tree0582045fe29b67bbe57e60abd0fb081550d4c129
parent3102d2580c6059ad6db2be082df8404ccd3f5ab7 (diff)
downloadkernel-video-328da3f3697aa9ca670c844290ef6a5c29fcbeed.tar.gz
kernel-video-328da3f3697aa9ca670c844290ef6a5c29fcbeed.tar.xz
kernel-video-328da3f3697aa9ca670c844290ef6a5c29fcbeed.zip
Enable Robust RVC on IPU2 and DSP2
Modify the configuration to run Robust RVC on IPU2 and DSP2. The configuration is without late-attach. Change-Id: I00f186e7f35e37efe5e54dd9d819a7eec239550b Signed-off-by: Buddy Liong <a0270631@ti.com>
-rw-r--r--arch/arm/boot/dts/dra7-evm-robust-rvc.dts38
1 files changed, 25 insertions, 13 deletions
diff --git a/arch/arm/boot/dts/dra7-evm-robust-rvc.dts b/arch/arm/boot/dts/dra7-evm-robust-rvc.dts
index fc2762373f0..25be579af41 100644
--- a/arch/arm/boot/dts/dra7-evm-robust-rvc.dts
+++ b/arch/arm/boot/dts/dra7-evm-robust-rvc.dts
@@ -27,38 +27,43 @@
27 }; 27 };
28}; 28};
29 29
30&mbox_ipu1_legacy { 30&ipu2_cma_pool {
31 /delete-property/ reusable;
32 no-map;
33};
34
35&mbox_ipu2_legacy {
36 status = "disabled";
31 ti,no-reset-on-init; 37 ti,no-reset-on-init;
32 ti,no-idle-on-init; 38 ti,no-idle-on-init;
33}; 39};
34 40
35&mmu_ipu1 { 41&mmu_ipu2 {
36 ti,late-attach; 42 status = "disabled";
37 ti,no-reset-on-init; 43 ti,no-reset-on-init;
38 ti,no-idle-on-init; 44 ti,no-idle-on-init;
39}; 45};
40 46
41&ipu1 { 47&ipu2 {
42 ti,late-attach; 48 status = "disabled";
43 ti,no-reset-on-init; 49 ti,no-reset-on-init;
44 ti,no-idle-on-init; 50 ti,no-idle-on-init;
45}; 51};
46 52
47
48&dsp2 { 53&dsp2 {
49 ti,late-attach; 54 status = "disabled";
50 ti,no-reset-on-init; 55 ti,no-reset-on-init;
51 ti,no-idle-on-init; 56 ti,no-idle-on-init;
52}; 57};
53 58
54&mmu0_dsp2 { 59&mmu0_dsp2 {
55 ti,late-attach; 60 status = "disabled";
56 ti,no-reset-on-init; 61 ti,no-reset-on-init;
57 ti,no-idle-on-init; 62 ti,no-idle-on-init;
58}; 63};
59 64
60&mmu1_dsp2 { 65&mmu1_dsp2 {
61 ti,late-attach; 66 status = "disabled";
62 ti,no-reset-on-init; 67 ti,no-reset-on-init;
63 ti,no-idle-on-init; 68 ti,no-idle-on-init;
64}; 69};
@@ -68,6 +73,12 @@
68 ti,no-idle-on-init; 73 ti,no-idle-on-init;
69}; 74};
70 75
76&mailbox6 {
77 status = "disabled";
78 ti,no-reset-on-init;
79 ti,no-idle-on-init;
80};
81
71&mailbox7 { 82&mailbox7 {
72 ti,no-reset-on-init; 83 ti,no-reset-on-init;
73 ti,no-idle-on-init; 84 ti,no-idle-on-init;
@@ -75,6 +86,8 @@
75 86
76&dsp2_cma_pool { 87&dsp2_cma_pool {
77 reg = <0x9f000000 0x1000000>; 88 reg = <0x9f000000 0x1000000>;
89 /delete-property/ reusable;
90 no-map;
78}; 91};
79 92
80&vip1 { 93&vip1 {
@@ -117,15 +130,14 @@
117 is_shared=<1>; 130 is_shared=<1>;
118}; 131};
119 132
120&timer11{ 133&timer3{
121 ti,late-attach; 134 status = "disabled";
122 ti,no-reset-on-init; 135 ti,no-reset-on-init;
123 ti,no-idle-on-init; 136 ti,no-idle-on-init;
124}; 137};
125 138
126&timer6{ 139&timer6{
127 ti,late-attach; 140 status = "disabled";
128 ti,no-reset-on-init; 141 ti,no-reset-on-init;
129 ti,no-idle-on-init; 142 ti,no-idle-on-init;
130}; 143};
131