aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorRavikumar Kattekola2017-11-24 03:14:20 -0600
committerRavikumar Kattekola2017-11-24 03:14:20 -0600
commit6f6aaabf5ae197b6a64787565c5f5843483b3a1c (patch)
tree406ab7c51addf69c06cc90b1a6f67399b0ca55c3
parenta1ea6770bb5827a012057f6ed3e864209339b5da (diff)
downloadu-boot-6f6aaabf5ae197b6a64787565c5f5843483b3a1c.tar.gz
u-boot-6f6aaabf5ae197b6a64787565c5f5843483b3a1c.tar.xz
u-boot-6f6aaabf5ae197b6a64787565c5f5843483b3a1c.zip
ARM: DRA7: Add clock fixup for DSP on dra76x
On DRA76x, DSP clock frequency for OPP_HIGH has been increased. Change-Id: Ic3908e1d205d4f8d6872f05481beb90f046bb426 Signed-off-by: Ravikumar Kattekola <rk@ti.com>
-rw-r--r--arch/arm/cpu/armv7/omap5/fdt.c17
1 files changed, 16 insertions, 1 deletions
diff --git a/arch/arm/cpu/armv7/omap5/fdt.c b/arch/arm/cpu/armv7/omap5/fdt.c
index 5a0bcc8b5e..d74e982ac2 100644
--- a/arch/arm/cpu/armv7/omap5/fdt.c
+++ b/arch/arm/cpu/armv7/omap5/fdt.c
@@ -295,6 +295,14 @@ u32 dra7_opp_dsp_clk_rates[NUM_OPPS][OPP_DSP_CLK_NUM] = {
295 {}, /*OPP_PLUS */ 295 {}, /*OPP_PLUS */
296}; 296};
297 297
298u32 dra76_opp_dsp_clk_rates[NUM_OPPS][OPP_DSP_CLK_NUM] = {
299 {}, /*OPP_LOW */
300 {600000000, 600000000, 400000000}, /* OPP_NOM */
301 {700000000, 700000000, 466666667}, /* OPP_OD */
302 {850000000, 850000000, 500000000}, /* OPP_HIGH */
303 {}, /*OPP_PLUS */
304};
305
298/* IVA voltage domain */ 306/* IVA voltage domain */
299u32 dra7_opp_iva_clk_rates[NUM_OPPS][OPP_IVA_CLK_NUM] = { 307u32 dra7_opp_iva_clk_rates[NUM_OPPS][OPP_IVA_CLK_NUM] = {
300 {}, /* OPP_LOW */ 308 {}, /* OPP_LOW */
@@ -371,7 +379,14 @@ static void ft_opp_clock_fixups(void *fdt, bd_t *bd)
371 379
372 /* fixup DSP clocks */ 380 /* fixup DSP clocks */
373 clk_names = dra7_opp_dsp_clk_names; 381 clk_names = dra7_opp_dsp_clk_names;
374 clk_rates = dra7_opp_dsp_clk_rates[get_voltrail_opp(VOLT_EVE)]; 382
383 if (is_dra76x())
384 clk_rates =
385 dra76_opp_dsp_clk_rates[get_voltrail_opp(VOLT_EVE)];
386 else
387 clk_rates =
388 dra7_opp_dsp_clk_rates[get_voltrail_opp(VOLT_EVE)];
389
375 ret = ft_fixup_clocks(fdt, clk_names, clk_rates, OPP_DSP_CLK_NUM); 390 ret = ft_fixup_clocks(fdt, clk_names, clk_rates, OPP_DSP_CLK_NUM);
376 if (ret) { 391 if (ret) {
377 printf("ft_fixup_clocks failed for DSP voltage domain: %s\n", 392 printf("ft_fixup_clocks failed for DSP voltage domain: %s\n",