summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorAndrew F. Davis2019-03-07 20:21:32 -0600
committerPraneeth Bajjuri2019-03-07 15:18:40 -0600
commita4df486b4d487bf022106ec80d36cbe79c255274 (patch)
tree98a337d3118fcd710fa33a61aae508c5b1029dab
parentb87c56fd8f09c8a10474984ce0ef684e6febcfdc (diff)
downloaddevice-ti-j721e-a4df486b4d487bf022106ec80d36cbe79c255274.tar.gz
device-ti-j721e-a4df486b4d487bf022106ec80d36cbe79c255274.tar.xz
device-ti-j721e-a4df486b4d487bf022106ec80d36cbe79c255274.zip
am65xevm: Update 2nd arch to correct variant
The Cortex-A53 CPU is still a "armv8-a" architecture core even when running in AARCH32 mode, update TARGET_2ND_ARCH_VARIANT for the same. Signed-off-by: Andrew F. Davis <afd@ti.com> Signed-off-by: Praneeth Bajjuri <praneeth@ti.com>
-rw-r--r--BoardConfig.mk2
1 files changed, 1 insertions, 1 deletions
diff --git a/BoardConfig.mk b/BoardConfig.mk
index b2efc90..a658b6e 100644
--- a/BoardConfig.mk
+++ b/BoardConfig.mk
@@ -23,7 +23,7 @@ TARGET_CPU_ABI2 :=
23TARGET_CPU_VARIANT := cortex-a53 23TARGET_CPU_VARIANT := cortex-a53
24 24
25TARGET_2ND_ARCH := arm 25TARGET_2ND_ARCH := arm
26TARGET_2ND_ARCH_VARIANT := armv7-a-neon 26TARGET_2ND_ARCH_VARIANT := armv8-a
27TARGET_2ND_CPU_ABI := armeabi-v7a 27TARGET_2ND_CPU_ABI := armeabi-v7a
28TARGET_2ND_CPU_ABI2 := armeabi 28TARGET_2ND_CPU_ABI2 := armeabi
29TARGET_2ND_CPU_VARIANT := cortex-a53 29TARGET_2ND_CPU_VARIANT := cortex-a53