aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--configure.ac3
-rw-r--r--meson.build2
2 files changed, 1 insertions, 4 deletions
diff --git a/configure.ac b/configure.ac
index 11e94e13..c12f8b54 100644
--- a/configure.ac
+++ b/configure.ac
@@ -427,9 +427,6 @@ if test "x$AMDGPU" = xyes; then
427fi 427fi
428 428
429AM_CONDITIONAL(HAVE_TEGRA, [test "x$TEGRA" = xyes]) 429AM_CONDITIONAL(HAVE_TEGRA, [test "x$TEGRA" = xyes])
430if test "x$TEGRA" = xyes; then
431 AC_DEFINE(HAVE_TEGRA, 1, [Have Tegra support])
432fi
433 430
434AM_CONDITIONAL(HAVE_VC4, [test "x$VC4" = xyes]) 431AM_CONDITIONAL(HAVE_VC4, [test "x$VC4" = xyes])
435if test "x$VC4" = xyes; then 432if test "x$VC4" = xyes; then
diff --git a/meson.build b/meson.build
index 4310bdf2..fc70c4f4 100644
--- a/meson.build
+++ b/meson.build
@@ -254,7 +254,7 @@ endif
254foreach t : [[with_intel, 'INTEL'], [with_vmwgfx, 'VMWGFX'], 254foreach t : [[with_intel, 'INTEL'], [with_vmwgfx, 'VMWGFX'],
255 [with_nouveau, 'NOUVEAU'], 255 [with_nouveau, 'NOUVEAU'],
256 [with_exynos, 'EXYNOS'], [with_freedreno, 'FREEDRENO'], 256 [with_exynos, 'EXYNOS'], [with_freedreno, 'FREEDRENO'],
257 [with_tegra, 'TEGRA'], [with_vc4, 'VC4'], 257 [with_vc4, 'VC4'],
258 [with_etnaviv, 'ETNAVIV'], [with_radeon, 'RADEON']] 258 [with_etnaviv, 'ETNAVIV'], [with_radeon, 'RADEON']]
259 if t[0] 259 if t[0]
260 config.set10('HAVE_@0@'.format(t[1]), true) 260 config.set10('HAVE_@0@'.format(t[1]), true)