aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* headers: Sync with drm-nextDaniel Stone2018-03-301-14/+307
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Taken from the drm-next pull for 4.17-rc1 (694f54f680f7), and manually reconciled: core: - Dropped DRM_MODE_TYPE_ALL and DRM_MODE_FLAG_ALL; these are purely internal details of the bits accepted by the currently running kernel, and can not be generally relied on by userspace - Add HDCP flags - Note CTM entry representation is sign-magnitude format, not two's-complement amdgpu: - Add QUERY_STATE2 context op - Add VCN firmware version query etnaviv: - Add more GPU feature flags i915: - Add caps, params and ioctls for PMU / perf-stream - Add support for explicit fencing nouveau: - Add TILE_COMP layout vc4: - Add perfmon ioctls virtgpu: - Add capset-fix param vmware: - Add handle-close ioctl and explicit-fencing support Signed-off-by: Daniel Stone <daniels@collabora.com> Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
* Import uapi/i915_drm.h from v4.10-rc5-950-g152d5750dda9Chris Wilson2017-01-271-10/+266
| | | | To sync with "drm/i915: Support explicit fencing for execbuf"
* intel: Export pooled EU and min no. of eus in a pool.Yang Rong2016-09-071-0/+2
| | | | | | | | | | | | | | | | | | | | | | Update kernel interface with new I915_GETPARAM ioctl entries for pooled EU and min no. of eus in a pool. Add a wrapping function for each parameter. Userspace drivers need these values when decide the thread count. This kernel enabled pooled eu by default for BXT and for fused down 2x6 parts it is advised to turn it off. But there is another HW issue in these parts (fused down 2x6 parts) before C0 that requires Pooled EU to be enabled as a workaround. In this case the pool configuration changes depending upon which subslice is disabled and the no. of eus in a pool is different, So userspace need to know min no. of eus in a pool. V2: use return value as the query results. ret < 0 when error, ret = 0 when not support, and ret > 0 indicate query results.(Chris) V3: Correct V2 errors. Signed-off-by: Yang Rong <rong.r.yang@intel.com> Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk>
* headers: Update drm_i915.hDaniel Vetter2016-04-121-8/+35
| | | | | | | | | Generated using make header_install. Generated fromd drm-intel-next-queued commit 55c561a708eec328822721233b1148119e80f5c3 Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
* intel: Update i915_drm.hKristian Høgsberg Kristensen2015-12-141-10/+49
| | | | | | Copy from drm-intel-nightly a307a3a81c2bf2883457e03abcf5c9520cf452c1. Signed-off-by: Kristian Høgsberg Kristensen <kristian.h.kristensen@intel.com>
* intel: Merge latest i915_drm.hNeil Roberts2015-03-191-6/+42
| | | | | | | | | | | The main incentive to do this is to get I915_PARAM_REVISION. v2: Rebase on top of some changes that were made to the header without copying the whole file from the kernel source. Reviewed-by: Damien Lespiau <damien.lespiau@intel.com> Signed-off-by: Neil Roberts <neil@linux.intel.com> Signed-off-by: Damien Lespiau <damien.lespiau@intel.com>
* intel: Export total subslice and EU countsJeff McGee2015-03-181-0/+2
| | | | | | | | | | | | | | | | | | | | | | | | Update kernel interface with new I915_GETPARAM ioctl entries for subslice total and EU total. Add a wrapping function for each parameter. Userspace drivers need these values when constructing GPGPU commands. This kernel query method is intended to replace the PCI ID-based tables that userspace drivers currently maintain. The kernel driver can employ fuse register reads as needed to ensure the most accurate determination of GT config attributes. This first became important with Cherryview in which the config could differ between devices with the same PCI ID. The kernel detection of these values is device-specific. Userspace drivers should continue to maintain ID-based tables for older devices which return ENODEV when using this query. v2: remove unnecessary include of <stdbool.h> and increment the I915_GETPARAM indices to match updated kernel patch. For: VIZ-4636 Reviewed-by: Damien Lespiau <damien.lespiau@intel.com> Signed-off-by: Jeff McGee <jeff.mcgee@intel.com> Signed-off-by: Damien Lespiau <damien.lespiau@intel.com>
* intel: Add new userptr ioctlTvrtko Ursulin2014-06-191-0/+16
| | | | | Reviewed-by: Damien Lespiau <damien.lespiau@intel.com> Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
* intel: Sync typo fix from the kernel sources.Damien Lespiau2014-06-191-1/+1
| | | | Signed-off-by: Damien Lespiau <damien.lespiau@intel.com>
* intel: Sync the command parser version parameter from kernelDamien Lespiau2014-06-191-0/+1
| | | | | | Cc: Bradley Volkin <bradley.d.volkin@intel.com> Reviewed-by: Brad Volkin <bradley.d.volkin@intel.com> Signed-off-by: Damien Lespiau <damien.lespiau@intel.com>
* intel: Merge latest i915_drm.hBen Widawsky2014-01-101-13/+100
| | | | | | | This was not done as a straight copy because reset_stats IOCTL landed in libdrm before upstream kernel. Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
* intel: Add support for GPU reset status query ioctlIan Romanick2013-11-151-0/+19
| | | | | | | | | | | | | | | | | | | | | | | I would have just used the drmIoctl interface directly in Mesa, but the ioctl needs some data from the drm_intel_context that is not exposed outside libdrm. This ioctl is in the drm-intel-next tree as b635991. v2: Update based on Mika's kernel work. v3: Fix compile failures from last-minute typos. Sigh. v4: Import the actual changes from the kernel i915_drm.h. Only comments on some fields of drm_i915_reset_stats differed. There are still some deltas between the kernel i915_drm.h and the one in libdrm, but those can be resolved in other patches. Signed-off-by: Ian Romanick <ian.d.romanick@intel.com> Reviewed-by: Kenneth Graunke <kenneth@whitecape.org> [v3] Reviewed-by: Damien Lespiau <damien.lespiau@intel.com> Cc: Mika Kuoppala <mika.kuoppala@intel.com> Cc: Daniel Vetter <daniel.vetter@ffwll.ch>
* Revert "intel: Add support for GPU reset status query ioctl"Dave Airlie2013-11-081-17/+0
| | | | | | | | This reverts commit 6335e1d28c422050024bcf4100c4fb3a5bac2afb. No taxation without representation, in other words no userspace without kernel stuff being in a stable location, either drm-next but I'll accept drm-intel-next for intel specific stuff.
* intel: Add support for GPU reset status query ioctlIan Romanick2013-11-071-0/+17
| | | | | | | | | | | | | | | I would have just used the drmIoctl interface directly in Mesa, but the ioctl needs some data from the drm_intel_context that is not exposed outside libdrm. v2: Update based on Mika's kernel work. v3: Fix compile failures from last-minute typos. Sigh. Signed-off-by: Ian Romanick <ian.d.romanick@intel.com> Reviewed-by: Kenneth Graunke <kenneth@whitecape.org> Cc: Mika Kuoppala <mika.kuoppala@intel.com> Cc: Daniel Vetter <daniel.vetter@ffwll.ch>
* intel: Add support for VEBOX ring (v2)Xiang, Haihao2013-04-271-0/+2
| | | | | | | v2: Fix the test for has_vebox Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com> Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
* intel: Import updated i915_drm.h.Eric Anholt2012-08-101-1/+32
| | | | Reviewed-by: Ben Widawsky <ben@bwidawsk.net>
* intel: updated header for contextsBen Widawsky2012-06-271-1/+22
| | | | | Signed-off-by: Ben Widawsky <ben@bwidawsk.net> Reviewed-By: Kenneth Graunke <kenneth@whitecape.org>
* intel: wait render header updatesBen Widawsky2012-06-061-0/+11
| | | | | | | | | make headers_install in kernel. Copy to here. v2: signed ns_timeout Acked-by: Kenneth Graunke <kenneth@whitecape.org> Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
* intel: sanitize i915_drm.hBen Widawsky2012-06-061-1/+3
| | | | | | | run make headers_isntall on d-i-n, copy to here Acked-by: Kenneth Graunke <kenneth@whitecape.org> Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
* intel: query for LLC supportEugeni Dodonov2012-02-011-0/+1
| | | | | | | | | | | This adds support for querying the kernel about the LLC support in the hardware. In case the ioctl fails, we assume that it is present on GEN6 and GEN7. v2: fix the return code checking Signed-off-by: Eugeni Dodonov <eugeni.dodonov@intel.com>
* intel: add sprite ioctl defines and struct for i915 sprite codeJesse Barnes2012-01-091-0/+36
|
* intel: Update for new i915_drm.h defines.Eric Anholt2012-01-041-1/+5
|
* intel: Add I915_PARAM_HAS_RELAXED_DELTAChris Wilson2011-03-011-0/+1
| | | | Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
* intel: Export CONSTANT_BUFFER addressing modeChris Wilson2010-12-191-0/+13
| | | | Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
* intel: enable relaxed fence allocation for i915Chris Wilson2010-10-291-0/+1
| | | | | | | | | | | | | The kernel has always allowed userspace to underallocate objects supplied for fencing. However, the kernel only allocated the object size for the fence in the GTT and so caused tiling corruption. More recently the kernel does allocate the full fence region in the GTT for an under-sized object and so advertises that clients may finally make use of this feature. The biggest benefit is for texture-heavy GL games on i945 such as World of Padman which go from needing over 1GiB of RAM to play to fitting in the GTT! Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
* intel: Prepare for BLT ring split.Chris Wilson2010-10-261-1/+6
| | | | Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
* Copy headers from kernel drm-core-nextDave Airlie2010-08-031-2/+2
|
* intel: Add support for kernel multi-ringbuffer API.Zou Nan hai2010-06-061-1/+4
| | | | | | | | This introduces a new API to exec on BSD ring buffer, for H.264 VLD decoding. Signed-off-by: Xiang Hai hao <haihao.xiang@intel.com> Signed-off-by: Zou Nan hai <nanhai.zou@intel.com>
* libdrm/intel: execbuf2 supportJesse Barnes2010-03-021-1/+55
| | | | | | | | | | | This patch to libdrm adds support for the new execbuf2 ioctl. If detected, it will be used instead of the old ioctl. By using the new drm_intel_bufmgr_gem_enable_fenced_relocs(), you can indicate that any time a fence register is actually required for a relocation target you will call drm_intel_bo_emit_reloc_fence instead of drm_intel_bo_emit_reloc, which will reduce fence register pressure. Signed-off-by: Eric Anholt <eric@anholt.net>
* Merge branch 'pageflip' of git://people.freedesktop.org/~jbarnes/drmJesse Barnes2009-12-031-0/+1
| | | | | Conflicts: include/drm/drm.h - RMFB had its signature changed to avoid uint32_t
* Finish fixing the build on FreeBSDRobert Noland2009-11-241-2/+2
|
* Fix typo in i915 pipe_from_crtc_id ioctl struct nameKristian Høgsberg2009-11-171-1/+1
|
* Copy headers from kernel v2.6.32-rc6-130-g5b8f0beKristian Høgsberg2009-11-171-0/+760