aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* HACK: ARM: DRA7xx: Add VPE crossbar settingHEADmasterSomnath Mukherjee2013-08-141-0/+2
* ARM: DRA7xx: Enable CPSW Ethernet supportMugunthan V N2013-08-141-0/+19
* ARM: DRA7xx: Add CPSW and MDIO pinmux supportMugunthan V N2013-08-141-0/+14
* ARM: DRA7xx: Add CPSW support to DRA7xx EVMMugunthan V N2013-08-145-5/+185
* ARM: DRA7xx: Enable GMAC clock controlMugunthan V N2013-08-143-1/+12
* ARM: DRA7xx: Lock DPLL_GMACLokesh Vutla2013-08-144-0/+32
* drivers: net: cpsw: Enable statistics for all portMugunthan V N2013-08-141-0/+1
* drivers: net: cpsw: remove hard coding bd ram for cpswMugunthan V N2013-08-144-3/+4
* HACK: ARM: DRA7xx: Add Ethernet crossbar settingSomnath Mukherjee2013-08-141-0/+8
* dra7xx: Enabled UART-boot modeMinal2013-08-133-3/+6
* arm: omap5: dra7xx: Rework bootcmd to handle two MMC devsti2013.04.02.prod.13.08.001alaganraj2013-08-081-20/+24
* HACK: ARM: DRA7xx: crossbar: Add support for crossbarAmarinder Bindra2013-08-083-0/+58
* configs: DRA7: include Bank Address register supportRavikumar Kattekola2013-08-081-0/+1
* README: qspi usecase and testing documentation.Sourav Poddar2013-08-082-0/+85
* driver: spi: Add memory mapped read supportSourav Poddar2013-08-085-17/+90
* drivers: mtd: qspi: Add quad read supportRavikumar Kattekola2013-08-085-6/+129
* dra7xx_evm: add SPL API, QSPI, and serial flash supportMatt Porter2013-08-082-0/+28
* spi: add TI QSPI driverMatt Porter2013-08-082-0/+263
* armv7: hw_data: change clock divider setting.Sourav Poddar2013-08-081-1/+1
* omap5: add qspi supportMatt Porter2013-08-085-0/+13
* sf: Warn to use BAR for > 16MiB flashesJagannadha Sutradharudu Teki2013-08-081-0/+6
* sf: Add debug messages on spi_flash_read_commonJagannadha Sutradharudu Teki2013-08-081-1/+11
* sf: Place the sf calls in proper orderJagannadha Sutradharudu Teki2013-08-081-92/+92
* sf: Unify spi_flash write codeJagannadha Sutradharudu Teki2013-08-082-72/+63
* sf: Add flag status register polling supportJagannadha Sutradharudu Teki2013-08-084-4/+21
* sf: Remove spi_flash_cmd_poll_bit()Jagannadha Sutradharudu Teki2013-08-082-12/+3
* sf: spansion: Add support for S25FL512S_64KJagannadha Sutradharudu Teki2013-08-081-0/+7
* sf: Use spi_flash_addr() in write callJagannadha Sutradharudu Teki2013-08-081-5/+2
* sf: Add bank addr code in CONFIG_SPI_FLASH_BARJagannadha Sutradharudu Teki2013-08-084-11/+32
* sf: Update sf read to support all sizes of flashesJagannadha Sutradharudu Teki2013-08-081-3/+33
* sf: Update sf to support all sizes of flashesJagannadha Sutradharudu Teki2013-08-081-14/+26
* sf: Read flash bank addr register at probe timeJagannadha Sutradharudu Teki2013-08-083-0/+31
* sf: Discover the bank addr commandsJagannadha Sutradharudu Teki2013-08-083-0/+39
* sf: Add bank address register writing supportJagannadha Sutradharudu Teki2013-08-082-0/+29
* sf: spansion: Correct name of S25FL128S 64K Sector partJagannadha Sutradharudu Teki2013-08-081-1/+1
* DRA7: Revert QSPI v1 patchset to apply v2 with code clean upRavikumar Kattekola2013-08-0812-695/+30
* arm: omap5: hw_data: Enable clock selectively.ti2013.04.02.prod.13.07.001Sourav Poddar2013-06-281-0/+2
* board: dra7xxx: modfiy mux data.ti2013.04.02Sourav Poddar2013-06-081-10/+11
* Fix offset detail and add sysboot settingsSourav Poddar2013-06-071-9/+8
* README: qspi usecase and testing documentation.Sourav Poddar2013-06-072-0/+76
* drivers: mtd: spi: Modify read/write command for sfl256s flash.Sourav Poddar2013-06-071-5/+34
* dra7xx_evm: add SPL API, QSPI, and serial flash supportMatt Porter2013-06-072-24/+310
* spi: add TI QSPI driverMatt Porter2013-06-072-0/+263
* omap5: add qspi supportMatt Porter2013-06-075-1/+10
* ARM: DRA7xx: EMIF: Change settings required for EVM boardSricharan R2013-05-298-31/+220
* ARM: DRA7xx: clocks: Update PLL valuesLokesh Vutla2013-05-297-46/+72
* ARM: DRA7xx: Update pinmux dataLokesh Vutla2013-05-292-16/+29
* mmc: omap_hsmmc: add mmc1 pbias, ldo1Balaji T K2013-05-296-20/+48
* ARM: DRA7xx: Correct SRAM END addressSricharan R2013-05-293-7/+6
* ARM: DRA7xx: Correct the SYS_CLK to 20MHZSricharan R2013-05-293-1/+7