aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorNikhil Devshatwar2020-05-06 15:38:34 -0500
committerDave Gerlach2020-05-06 15:42:22 -0500
commitc2efdef0ae16ebda38667b7c10e9ad173be73a6d (patch)
treeed9e6d6057f02acea2a12d26868b0cd01e99a35f
parentd36bdd2c1dc257b2eb7cb3f449707f58ba96b48b (diff)
downloadk3-image-gen-c2efdef0ae16ebda38667b7c10e9ad173be73a6d.tar.gz
k3-image-gen-c2efdef0ae16ebda38667b7c10e9ad173be73a6d.tar.xz
k3-image-gen-c2efdef0ae16ebda38667b7c10e9ad173be73a6d.zip
scripts: Update boardconfig rules for 2020.04 release
Update the boarconfig rules from latest 2020.04 release This fixes validation errors with virtid resources Signed-off-by: Nikhil Devshatwar <nikhil.nd@ti.com>
-rw-r--r--scripts/sysfw_boardcfg_rules.json47
1 files changed, 35 insertions, 12 deletions
diff --git a/scripts/sysfw_boardcfg_rules.json b/scripts/sysfw_boardcfg_rules.json
index 014730d14..7247c15be 100644
--- a/scripts/sysfw_boardcfg_rules.json
+++ b/scripts/sysfw_boardcfg_rules.json
@@ -223,6 +223,26 @@
223 "fmt": "B" 223 "fmt": "B"
224 } 224 }
225 }, 225 },
226 "boardcfg_dkek": {
227 "subhdr": {
228 "fmt": "boardcfg_substructure_header",
229 "value": {
230 "magic": "0x5170",
231 "size": "boardcfg_dkek"
232 }
233 },
234 "allowed_hosts": {
235 "fmt": "B",
236 "elements": 4
237 },
238 "allow_dkek_export_tisci": {
239 "fmt": "B"
240 },
241 "rsvd": {
242 "fmt": "B",
243 "elements": 3
244 }
245 },
226 "boardcfg_sec": { 246 "boardcfg_sec": {
227 "rev": { 247 "rev": {
228 "fmt": "boardcfg_abi_rev" 248 "fmt": "boardcfg_abi_rev"
@@ -235,6 +255,9 @@
235 }, 255 },
236 "otp_config": { 256 "otp_config": {
237 "fmt": "boardcfg_extended_otp" 257 "fmt": "boardcfg_extended_otp"
258 },
259 "dkek_config": {
260 "fmt": "boardcfg_dkek"
238 } 261 }
239 }, 262 },
240 "boardcfg_orderid": { 263 "boardcfg_orderid": {
@@ -409,8 +432,8 @@
409 { 432 {
410 "name": "RESASG_UTYPE(AM6_DEV_NAVSS0_RINGACC0, RESASG_SUBTYPE_RA_VIRTID)", 433 "name": "RESASG_UTYPE(AM6_DEV_NAVSS0_RINGACC0, RESASG_SUBTYPE_RA_VIRTID)",
411 "type": 11978, 434 "type": 11978,
412 "start_resource": 64, 435 "start_resource": 0,
413 "num_resource": 64 436 "num_resource": 4096
414 }, 437 },
415 { 438 {
416 "name": "RESASG_UTYPE(AM6_DEV_NAVSS0_RINGACC0, RESASG_SUBTYPE_RA_MONITORS)", 439 "name": "RESASG_UTYPE(AM6_DEV_NAVSS0_RINGACC0, RESASG_SUBTYPE_RA_MONITORS)",
@@ -589,8 +612,8 @@
589 { 612 {
590 "name": "RESASG_UTYPE(AM6_DEV_MCU_NAVSS0_RINGACC0, RESASG_SUBTYPE_RA_VIRTID)", 613 "name": "RESASG_UTYPE(AM6_DEV_MCU_NAVSS0_RINGACC0, RESASG_SUBTYPE_RA_VIRTID)",
591 "type": 12490, 614 "type": 12490,
592 "start_resource": 128, 615 "start_resource": 0,
593 "num_resource": 64 616 "num_resource": 4096
594 }, 617 },
595 { 618 {
596 "name": "RESASG_UTYPE(AM6_DEV_MCU_NAVSS0_RINGACC0, RESASG_SUBTYPE_RA_MONITORS)", 619 "name": "RESASG_UTYPE(AM6_DEV_MCU_NAVSS0_RINGACC0, RESASG_SUBTYPE_RA_MONITORS)",
@@ -731,8 +754,8 @@
731 { 754 {
732 "name": "RESASG_UTYPE(AM6_DEV_NAVSS0_RINGACC0, RESASG_SUBTYPE_RA_VIRTID)", 755 "name": "RESASG_UTYPE(AM6_DEV_NAVSS0_RINGACC0, RESASG_SUBTYPE_RA_VIRTID)",
733 "type": 11978, 756 "type": 11978,
734 "start_resource": 64, 757 "start_resource": 0,
735 "num_resource": 64 758 "num_resource": 4096
736 }, 759 },
737 { 760 {
738 "name": "RESASG_UTYPE(AM6_DEV_NAVSS0_RINGACC0, RESASG_SUBTYPE_RA_MONITORS)", 761 "name": "RESASG_UTYPE(AM6_DEV_NAVSS0_RINGACC0, RESASG_SUBTYPE_RA_MONITORS)",
@@ -911,8 +934,8 @@
911 { 934 {
912 "name": "RESASG_UTYPE(AM6_DEV_MCU_NAVSS0_RINGACC0, RESASG_SUBTYPE_RA_VIRTID)", 935 "name": "RESASG_UTYPE(AM6_DEV_MCU_NAVSS0_RINGACC0, RESASG_SUBTYPE_RA_VIRTID)",
913 "type": 12490, 936 "type": 12490,
914 "start_resource": 128, 937 "start_resource": 0,
915 "num_resource": 64 938 "num_resource": 4096
916 }, 939 },
917 { 940 {
918 "name": "RESASG_UTYPE(AM6_DEV_MCU_NAVSS0_RINGACC0, RESASG_SUBTYPE_RA_MONITORS)", 941 "name": "RESASG_UTYPE(AM6_DEV_MCU_NAVSS0_RINGACC0, RESASG_SUBTYPE_RA_MONITORS)",
@@ -1083,8 +1106,8 @@
1083 { 1106 {
1084 "name": "RESASG_UTYPE(J721E_DEV_NAVSS0_RINGACC_0, RESASG_SUBTYPE_RA_VIRTID)", 1107 "name": "RESASG_UTYPE(J721E_DEV_NAVSS0_RINGACC_0, RESASG_SUBTYPE_RA_VIRTID)",
1085 "type": 13514, 1108 "type": 13514,
1086 "start_resource": 64, 1109 "start_resource": 0,
1087 "num_resource": 64 1110 "num_resource": 4096
1088 }, 1111 },
1089 { 1112 {
1090 "name": "RESASG_UTYPE(J721E_DEV_NAVSS0_RINGACC_0, RESASG_SUBTYPE_RA_MONITORS)", 1113 "name": "RESASG_UTYPE(J721E_DEV_NAVSS0_RINGACC_0, RESASG_SUBTYPE_RA_MONITORS)",
@@ -1257,8 +1280,8 @@
1257 { 1280 {
1258 "name": "RESASG_UTYPE(J721E_DEV_MCU_NAVSS0_RINGACC_0, RESASG_SUBTYPE_RA_VIRTID)", 1281 "name": "RESASG_UTYPE(J721E_DEV_MCU_NAVSS0_RINGACC_0, RESASG_SUBTYPE_RA_VIRTID)",
1259 "type": 15050, 1282 "type": 15050,
1260 "start_resource": 128, 1283 "start_resource": 0,
1261 "num_resource": 64 1284 "num_resource": 4096
1262 }, 1285 },
1263 { 1286 {
1264 "name": "RESASG_UTYPE(J721E_DEV_MCU_NAVSS0_RINGACC_0, RESASG_SUBTYPE_RA_MONITORS)", 1287 "name": "RESASG_UTYPE(J721E_DEV_MCU_NAVSS0_RINGACC_0, RESASG_SUBTYPE_RA_MONITORS)",