Commit message (Collapse)AuthorAgeFilesLines
* am65x_sr2: Remove duplicate boardcfg filesVignesh Raghavendra2021-11-186-2310/+0
| | | | | | | With the SOC_BASE changes, we do not need duplicate boardcfg files. Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com> Signed-off-by: Yogesh Siraswar <yogeshs@ti.com>
* soc: am65x: rm-cfg: Allocate resources for MCU R5_1Vignesh Raghavendra2021-06-082-15/+379
| | | | | | | | | | | | | R5 SPL on AM65x still uses MCU R5_1 as host ID for requesting DMA resources. Therefore mark resources b/w MCU R5_0 as shared with MCU R5_1. In order to keep number of entries under 260, drop Ring_monitors allocation fro A53_3 Without this OSPI boot cannot use DMA in R5 SPL stage Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com>
* soc: am65x*: rm-cfg; Sync RM cfg to common board cfg2021.00.0032021.00.002Vignesh Raghavendra2021-04-292-206/+1367
| | | | | | | | | Update rm-cfg to ensure DMA resources are shared consistently across RTOS and Linux SDKs. This mainly reduces DMA channels, Rings and GPIO interrupts available for A53 host, but should be sufficient to meet Linux requirements. Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com>
* Makefile: Introduce SCIFS variable to account for SYSFW name variations07.01.00.005Suman Anna2020-11-061-0/+1
| | | | | | | | | | | | The System Firmware functionality on K3 J721E and J7200 SoCs has been reduced to only cater to the foundational security pieces starting from SYSFW 2020.08, and the binaries have been renamed accordingly. Introduce a Makefile variable SCIFS to account for these changes. Signed-off-by: Suman Anna <s-anna@ti.com> Acked-by: Praneeth Bajjuri <praneeth@ti.com> Signed-off-by: Dan Murphy <dmurphy@ti.com>
* sec-cfg: Add secure_handover_config sectionDave Gerlach2020-10-161-0/+11
| | | | | | | | | | | Update the common.h headers to add new defines from SYSFW 2020.08. Starting from SYSFW v2020.08, a secure_handover_config section is mandatory in the security config. Otherwise the boot fails on all SoCs. Signed-off-by: Dave Gerlach <d-gerlach@ti.com>
* Makefile: Set LOADADDR in each SOC MakefileDave Gerlach2020-10-161-0/+2
| | | | | | | | | Each SOC has its own Makefile and some SOCs may have a need for a different load address, so define the LOADADDR variable in the SOC specific Makefile. Signed-off-by: Dave Gerlach <d-gerlach@ti.com> Reviewed-by: Suman Anna <s-anna@ti.com>
* sec-cfg: Add secure_debug_config sectionSuman Anna2020-08-141-0/+12
| | | | | | | | | | | | | | | Update the common.h headers to add new defines from SYSFW 2020.07-rc1. Starting from SYSFW v2020.07-rc1, a secure_debug_config section is mandatory in the security config. Otherwise the boot fails on all SoCs. Fix this by adding a section for secure_debug_config with appropriate parameters configured on all on AM65x, AM65x SR2.0, J721E and J7200 SoCs. Signed-off-by: Suman Anna <s-anna@ti.com>
* soc: Introduce SoC specific MakefilesLokesh Vutla2020-08-141-0/+34
| | | | | | | | | | | Now that SoCs have different boot image targets, introduce SOC specific Makefiles to represent boot targets. Below are boot targets: - AM65x: sysfw.itb - AM65x SR2: sysfw.itb - J721E: sysfw.itb - J7200: tiboot3.bin, sysfw.itb Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
* am65x,am65x_sr2: Fix Main NavSS Rings for UDMAP HC Rx channelsSuman Anna2020-08-141-2/+2
| | | | | | | | | | The number of Main NavSS rings reserved by DMSC for High capacity Rx channels is off by one. Update the board configuration validation script and fix the RM cfg resource entries for the same on both AM65x and AM65x SR2.0 SoCs. Signed-off-by: Suman Anna <s-anna@ti.com> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
* am65x,am65x_sr2: Fix MAIN2MCU interrupt routers for both R5F coresSuman Anna2020-05-052-3/+17
| | | | | | | | | | | | | Each of the MCU R5F cores are represented by different HOST_IDs, and the ABI 3.0 RM changes have reassigned all the MAIN2MCU interrupt router outputs back to only the MCU R5F Core0. This breaks the IPC use-cases when the MCU R5FSS cluster is configured for Split-mode. Partition both the MAIN2MCU_LVL and MAIN2MCU_PLS Interrupt Router outputs equally between the non-secure contexts of both the MCU R5F cores. Signed-off-by: Suman Anna <s-anna@ti.com>
* am65x,am65x_sr2: rm-cfg: Fix Main NavSS IR outputs after ABI 3.0Suman Anna2020-05-052-3/+33
| | | | | | | | | | | | | | | | | | The Main NavSS IR on AM65x SoCs has a total of 152 output interrupt lines, out of which the first 16 are reserved for System Firmware. The ABI 3.0 resource updates have assigned all the remaining IR output lines to the A53 host context HOST_ID_A53_2, which is wrong. The Main NavSS IR also supports some interrupt lines for the MCU R5F cores (connected through MAIN2MCU LVL IR) and for each of the 3 ICSSG subsystems. Fix up the Main NavSS IR outputs properly by adding resources for each of the processor subsystems. The output lines [120:127] are split equally for each of the MCU R5F cores (to support Split-mode), leaving only 104 usable interrupts for the A53 core. The output lines [128:151] are associated with the ICSSG subsystems. Signed-off-by: Suman Anna <s-anna@ti.com>
* sec-cfg: Add sa2ul_config sectionDave Gerlach2020-05-041-0/+9
| | | | | | | | | | | | Update the common.h headers to add new defines from SYSFW 2020.04. Starting from SYSFW v2020.04, an sa2ul_config section is mandatory in the security config. Otherwise the boot fails. Fix this by adding a section for sa2ul_config with all parameters configured to 0. Signed-off-by: Dave Gerlach <d-gerlach@ti.com>
* sec-cfg: Add dkek_config sectionDave Gerlach2020-04-231-0/+11
| | | | | | | | | | | | | Update the common.h headers to add new defines from SYSFW 2020.03. Starting from SYSFW v2020.03, a dkek_config section is mandatory in the security config. Otherwise the boot fails. Fix this by adding a section for dkek_config with HOST_ID_ALL in allowed_hosts and allow_dkek_export_tisci set. Signed-off-by: Dave Gerlach <d-gerlach@ti.com> Tested-by: Suman Anna <s-anna@ti.com>
* am65x_sr2: Update to ABI 3.0 resource typesDave Gerlach2020-04-222-159/+112
| | | | | | | Update the AM65x SR2 RM board configuration to use ABI 3.0 resource type definitions. Signed-off-by: Dave Gerlach <d-gerlach@ti.com>
* soc: am65x_sr2: Introduce support for evmDave Gerlach2020-03-265-0/+708
Add support for AM65x SR2 SoCs which have slightly different board configuration requirements than AM65x and also require a specific firmware image. Also update the SYSFW_GIT_HASH to point to the latest ti-linux-firmware repo which contains v2019.12b SR2 binary. Signed-off-by: Dave Gerlach <d-gerlach@ti.com>