aboutsummaryrefslogtreecommitdiffstats
blob: 06690e50c0b2f8db6aad464c8521d07bba9dd5bb (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
/*
 * K3 System Firmware Board Configuration Data Definitions
 *
 * Copyright (C) 2020 Texas Instruments Incorporated - https://www.ti.com/
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef SOC_AM64X_DEVICES_H
#define SOC_AM64X_DEVICES_H

#define AM64X_DEV_ADC0 0
#define AM64X_DEV_CMP_EVENT_INTROUTER0 1
#define AM64X_DEV_DBGSUSPENDROUTER0 2
#define AM64X_DEV_MAIN_GPIOMUX_INTROUTER0 3
#define AM64X_DEV_MCU_MCU_GPIOMUX_INTROUTER0 5
#define AM64X_DEV_TIMESYNC_EVENT_INTROUTER0 6
#define AM64X_DEV_MCU_M4FSS0 7
#define AM64X_DEV_MCU_M4FSS0_CORE0 9
#define AM64X_DEV_CPSW0 13
#define AM64X_DEV_CPT2_AGGR0 14
#define AM64X_DEV_STM0 15
#define AM64X_DEV_DCC0 16
#define AM64X_DEV_DCC1 17
#define AM64X_DEV_DCC2 18
#define AM64X_DEV_DCC3 19
#define AM64X_DEV_DCC4 20
#define AM64X_DEV_DCC5 21
#define AM64X_DEV_DMSC0 22
#define AM64X_DEV_MCU_DCC0 23
#define AM64X_DEV_DEBUGSS_WRAP0 24
#define AM64X_DEV_DMASS0 25
#define AM64X_DEV_DMASS0_BCDMA_0 26
#define AM64X_DEV_DMASS0_CBASS_0 27
#define AM64X_DEV_DMASS0_INTAGGR_0 28
#define AM64X_DEV_DMASS0_IPCSS_0 29
#define AM64X_DEV_DMASS0_PKTDMA_0 30
#define AM64X_DEV_DMASS0_PSILCFG_0 31
#define AM64X_DEV_DMASS0_PSILSS_0 32
#define AM64X_DEV_DMASS0_RINGACC_0 33
#define AM64X_DEV_MCU_TIMER0 35
#define AM64X_DEV_TIMER0 36
#define AM64X_DEV_TIMER1 37
#define AM64X_DEV_TIMER2 38
#define AM64X_DEV_TIMER3 39
#define AM64X_DEV_TIMER4 40
#define AM64X_DEV_TIMER5 41
#define AM64X_DEV_TIMER6 42
#define AM64X_DEV_TIMER7 43
#define AM64X_DEV_TIMER8 44
#define AM64X_DEV_TIMER9 45
#define AM64X_DEV_TIMER10 46
#define AM64X_DEV_TIMER11 47
#define AM64X_DEV_MCU_TIMER1 48
#define AM64X_DEV_MCU_TIMER2 49
#define AM64X_DEV_MCU_TIMER3 50
#define AM64X_DEV_ECAP0 51
#define AM64X_DEV_ECAP1 52
#define AM64X_DEV_ECAP2 53
#define AM64X_DEV_ELM0 54
#define AM64X_DEV_EMIF_DATA_0_VD 55
#define AM64X_DEV_MMCSD0 57
#define AM64X_DEV_MMCSD1 58
#define AM64X_DEV_EQEP0 59
#define AM64X_DEV_EQEP1 60
#define AM64X_DEV_GTC0 61
#define AM64X_DEV_EQEP2 62
#define AM64X_DEV_ESM0 63
#define AM64X_DEV_MCU_ESM0 64
#define AM64X_DEV_FSIRX0 65
#define AM64X_DEV_FSIRX1 66
#define AM64X_DEV_FSIRX2 67
#define AM64X_DEV_FSIRX3 68
#define AM64X_DEV_FSIRX4 69
#define AM64X_DEV_FSIRX5 70
#define AM64X_DEV_FSITX0 71
#define AM64X_DEV_FSITX1 72
#define AM64X_DEV_FSS0 73
#define AM64X_DEV_FSS0_FSAS_0 74
#define AM64X_DEV_FSS0_OSPI_0 75
#define AM64X_DEV_GICSS0 76
#define AM64X_DEV_GPIO0 77
#define AM64X_DEV_GPIO1 78
#define AM64X_DEV_MCU_GPIO0 79
#define AM64X_DEV_GPMC0 80
#define AM64X_DEV_PRU_ICSSG0 81
#define AM64X_DEV_PRU_ICSSG1 82
#define AM64X_DEV_LED0 83
#define AM64X_DEV_CPTS0 84
#define AM64X_DEV_DDPA0 85
#define AM64X_DEV_EPWM0 86
#define AM64X_DEV_EPWM1 87
#define AM64X_DEV_EPWM2 88
#define AM64X_DEV_EPWM3 89
#define AM64X_DEV_EPWM4 90
#define AM64X_DEV_EPWM5 91
#define AM64X_DEV_EPWM6 92
#define AM64X_DEV_EPWM7 93
#define AM64X_DEV_EPWM8 94
#define AM64X_DEV_VTM0 95
#define AM64X_DEV_MAILBOX0 96
#define AM64X_DEV_MAIN2MCU_VD 97
#define AM64X_DEV_MCAN0 98
#define AM64X_DEV_MCAN1 99
#define AM64X_DEV_MCU_MCRC64_0 100
#define AM64X_DEV_MCU2MAIN_VD 101
#define AM64X_DEV_I2C0 102
#define AM64X_DEV_I2C1 103
#define AM64X_DEV_I2C2 104
#define AM64X_DEV_I2C3 105
#define AM64X_DEV_MCU_I2C0 106
#define AM64X_DEV_MCU_I2C1 107
#define AM64X_DEV_MSRAM_256K0 108
#define AM64X_DEV_MSRAM_256K1 109
#define AM64X_DEV_MSRAM_256K2 110
#define AM64X_DEV_MSRAM_256K3 111
#define AM64X_DEV_MSRAM_256K4 112
#define AM64X_DEV_MSRAM_256K5 113
#define AM64X_DEV_PCIE0 114
#define AM64X_DEV_POSTDIV1_16FFT1 115
#define AM64X_DEV_POSTDIV4_16FF0 116
#define AM64X_DEV_POSTDIV4_16FF2 117
#define AM64X_DEV_PSRAMECC0 118
#define AM64X_DEV_R5FSS0 119
#define AM64X_DEV_R5FSS1 120
#define AM64X_DEV_R5FSS0_CORE0 121
#define AM64X_DEV_R5FSS0_CORE1 122
#define AM64X_DEV_R5FSS1_CORE0 123
#define AM64X_DEV_R5FSS1_CORE1 124
#define AM64X_DEV_RTI0 125
#define AM64X_DEV_RTI1 126
#define AM64X_DEV_RTI8 127
#define AM64X_DEV_RTI9 128
#define AM64X_DEV_RTI10 130
#define AM64X_DEV_RTI11 131
#define AM64X_DEV_MCU_RTI0 132
#define AM64X_DEV_SA2_UL0 133
#define AM64X_DEV_COMPUTE_CLUSTER0 134
#define AM64X_DEV_A53SS0_CORE_0 135
#define AM64X_DEV_A53SS0_CORE_1 136
#define AM64X_DEV_A53SS0 137
#define AM64X_DEV_DDR16SS0 138
#define AM64X_DEV_PSC0 139
#define AM64X_DEV_MCU_PSC0 140
#define AM64X_DEV_MCSPI0 141
#define AM64X_DEV_MCSPI1 142
#define AM64X_DEV_MCSPI2 143
#define AM64X_DEV_MCSPI3 144
#define AM64X_DEV_MCSPI4 145
#define AM64X_DEV_UART0 146
#define AM64X_DEV_MCU_MCSPI0 147
#define AM64X_DEV_MCU_MCSPI1 148
#define AM64X_DEV_MCU_UART0 149
#define AM64X_DEV_SPINLOCK0 150
#define AM64X_DEV_TIMERMGR0 151
#define AM64X_DEV_UART1 152
#define AM64X_DEV_UART2 153
#define AM64X_DEV_UART3 154
#define AM64X_DEV_UART4 155
#define AM64X_DEV_UART5 156
#define AM64X_DEV_BOARD0 157
#define AM64X_DEV_UART6 158
#define AM64X_DEV_MCU_UART1 160
#define AM64X_DEV_USB0 161
#define AM64X_DEV_SERDES_10G0 162

#endif /* SOC_AM64X_DEVICES_H */