Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | NOTICE OF RELOCATIONHEADmaster | Jacob Stiffler | 2019-10-31 | 1 | -0/+6 |
| | | | | | | | | | | | Active maintenance and development of the contents of this repository has been relocated to git.ti.com/processor-sdk/pdk.git under the path packages/ti/board. The use of this repository has been deprecated and will no longer receive updates. Signed-off-by: Jacob Stiffler <j-stiffler@ti.com> | ||||
* | PRSDK-7300: enable sa2ul module clock in board | Aravind Batni | 2019-10-31 | 1 | -0/+2 |
| | | | | Signed-off-by: Aravind Batni <aravindbr@ti.com> | ||||
* | board: PRSDK-5593: update pinmux configuration for am65xx PG2 | Hao Zhang | 2019-10-30 | 8 | -13/+227 |
| | | | | | | | 1. Add run time pinmux configuration support for both PG1 and PG2 2. Update board lib to include the changes from PMT output Signed-off-by: Hao Zhang <hzhang@ti.com> | ||||
* | board: nor ospi: PRSDK-7095: fix OSPI SDR mode issue | Hao Zhang | 2019-10-29 | 5 | -27/+153 |
| | | | | | | | | | | | | 1. In the SDR mode, the OSPI flash driver should send a volatile config command to the flash device to set the SPI mode to Extended SPI mode 2. In the DDR mode, the OSPI flash driver should send a volatile config command to the flash device to set the SPI mode to DDR mode 3. The address bytes should be set to 4 for DDR mode and 3 for SDR mode 4. Use Sciclient API to get the actual R5 CPU clock frequency and set the frequency to the timer input PMU counter clock Signed-off-by: Hao Zhang <hzhang@ti.com> | ||||
* | Added Doxygen groups for board library | M V Pratap Reddy | 2019-10-25 | 13 | -54/+601 |
| | |||||
* | PRSDK-7240: Adds Board_getI2CHandle to configure tps62363 | Madan Srinivas | 2019-10-21 | 9 | -6/+393 |
| | | | | | | | | | | | | The tps65941 examples were updated in commit 580b8e5e9f3ade67 to use Board_getI2CHandle instead of calling I2C_init/I2C_Params_init/ I2C_open for J721 This patch syncs up the tps62363 code and adds a Board_getI2CHandle function so the SBL can follow the same flow in both J7 and AM6x while setting up AVS. Signed-off-by: Madan Srinivas<madans@ti.com> | ||||
* | PDK-4769 - split enetConfig function | Prasad Jondhale | 2019-10-17 | 4 | -125/+200 |
| | | | | | | | | | | | | Issue - enet config configures both CPSW2G and CPSW9G Resolution - Single function configuring ENET control for all (CPSW2g, CPSW9g and ICSS Fix - - Added board config flags to enable these separately. Signed-off-by: Prasad Jondhale <prasad.jondhale@ti.com> | ||||
* | Fix for J7 Leo PMIC library interrupt config issue | M V Pratap Reddy | 2019-10-17 | 1 | -4/+19 |
| | |||||
* | PDK-4725: Fix for J7 display diagnostic test failure | M V Pratap Reddy | 2019-10-17 | 3 | -0/+30 |
| | |||||
* | Updated J7 EVM Leo PMIC library test | M V Pratap Reddy | 2019-10-17 | 3 | -37/+96 |
| | |||||
* | PDK-4758 - add enet config to board_init (Board_sysInit). | Prasad Jondhale | 2019-10-17 | 1 | -0/+5 |
| | | | | Signed-off-by: Prasad Jondhale <prasad.jondhale@ti.com> | ||||
* | PRSDK-7251: This patch fixes the boot issue on AM57x platformsDEV.BOARD.01.00.10.06G | Madan Srinivas | 2019-10-17 | 4 | -8/+8 |
| | | | | | | | | | | | | | The fix for PRSDK-4850 to enable VPS test automation caused the SBL to hang while waiting for DSS interface clock DSS_CM_CORE_CM_DSS_CLKSTCTRL_REG_CLKACTIVITY_DSS_L3_GICLK to become active. This loop was commented out earlier and was uncommented as part this patch. The PRSDK-4850 was tested only using uart apploader and not using SBL. Signed-off-by: Madan Srinivas<madans@ti.com> | ||||
* | PRSDK-7217: Fixing SD image creation for non K3 devicesREL.PDK.J7.01.00.00.09DEV.BOARD.01.00.10.06F | Mahesh Radhakrishnan | 2019-10-11 | 1 | -1/+1 |
| | |||||
* | board: PRSDK-7116: DDR command aging change | Hao Zhang | 2019-10-10 | 1 | -1/+1 |
| | | | | Signed-off-by: Hao Zhang <hzhang@ti.com> | ||||
* | Corrected J7 DSI lib test log | M V Pratap Reddy | 2019-10-10 | 1 | -1/+1 |
| | |||||
* | PDK-4723: Fix for J7 MCAN diagnostic test failure on A72 core | M V Pratap Reddy | 2019-10-10 | 2 | -16/+16 |
| | |||||
* | Disabled the R5 SD image creation for J7 since the tests are hanging | M V Pratap Reddy | 2019-10-10 | 2 | -2/+2 |
| | |||||
* | Enabled eMMC/QSPI flash writer for J7 EVM | M V Pratap Reddy | 2019-10-10 | 4 | -2/+100 |
| | | | | | - Enabled the eMMC/QSPI flash writer for J7 EVM which got disbaled during recent updates. | ||||
* | PRSDK-5935: Updated Uniflash baudrate control APIs | M V Pratap Reddy | 2019-10-10 | 6 | -118/+209 |
| | |||||
* | PDK-4381: Added UART load support for J7 uniflash programmer | M V Pratap Reddy | 2019-10-09 | 16 | -358/+457 |
| | | | | - Added common k3 soc file for J7 and AM65xx as they share the same SoC specific code | ||||
* | PDK-4624: Split the PLL and Clock init for MCU vs. MAINREL.PDK.J7.01.00.00.08REL.PDK.J7.01.00.00.07 | Jonathan Bergsagel | 2019-10-09 | 6 | -84/+257 |
| | | | | | | | | | | | - Split up PLL and Module Clk init functions between MCU and MAIN domains, in order to save time for early feature requirements when not initializing the MAIN domain right away. - Split up the Module Clk de-init function as well between the MCU and MAIN domains. Signed-off-by: Jonathan Bergsagel <jbergsagel@ti.com> | ||||
* | Fix for J7 diag build failureREL.PDK.J7.01.00.00.06DEV.BOARD.01.00.10.06E | M V Pratap Reddy | 2019-10-08 | 3 | -2/+11 |
| | |||||
* | PDK-4726: Fix for J7 Leo PMIC library test failure on A72 core | M V Pratap Reddy | 2019-10-08 | 1 | -2/+2 |
| | |||||
* | PDK-4722: Fix for J7 clock generator diag test on A72 core | M V Pratap Reddy | 2019-10-08 | 1 | -2/+1 |
| | |||||
* | PDK-4721: Fix for J7 MMCSD diag test hang running from framework | M V Pratap Reddy | 2019-10-08 | 1 | -0/+10 |
| | |||||
* | PDK-4727: Fix for J7 FPD library test failure | M V Pratap Reddy | 2019-10-08 | 1 | -2/+0 |
| | |||||
* | PDK-2398: Updated J7 diagnostic tests for framework integration | M V Pratap Reddy | 2019-10-08 | 17 | -259/+409 |
| | | | | | - Updated the test binary names to show proper test name in the diag menu - Added support for app image creation for SD boot execution | ||||
* | PRSDK-7176: Fix for AM65xx R5 diagnostic test hang running from SD boot | M V Pratap Reddy | 2019-10-07 | 1 | -2/+14 |
| | |||||
* | [Board Lib]Added support to get the I2C module instance and I2C address for ↵ | Vivek Dhande | 2019-10-07 | 2 | -9/+42 |
| | | | | | | second CSIRX instance in J7 in FPD Lib Signed-off-by: Vivek Dhande <a0132295@ti.com> | ||||
* | [Board Lib][Bug Fix][PDK-4717][Board Lib]MMR unlock through 'Board_init()' ↵ | Vivek Dhande | 2019-10-07 | 1 | -4/+4 |
| | | | | | | | | | | | | | | always fails - Issue - UART prints crashed when used with 'BOARD_INIT_UNLOCK_MMR' flag in 'Board_init()' API - This issue got introduced in 'bb5124b47' commit - MMR unlock status is only present in KICK0 regs, only this bit should be checked to see if MMRs are unlocked or not - Current implementation checks this bit for both KICK0 and KICK1 regs, which is wrong - Resolution - Only check status bit in KICK0 reg and remove the KICK1 reg check Signed-off-by: Vivek Dhande <a0132295@ti.com> | ||||
* | PDK-4699: Updated software workaround for J7 EVM MDIO stability issueREL.PDK.J7.01.00.00.05DEV.BOARD.01.00.10.06D | M V Pratap Reddy | 2019-10-06 | 5 | -44/+140 |
| | | | | | | | | | - CPSW MDIO link is unstable when ENET card is connected to CP board. ENET card is kept in powerdown mode while using CPSW ports on GESI board as a workaround. This issue is fixed on Beta CP board. This update keeps the workaround limited to Alpha boards. - PDK-4475: Removed few magic numbers in Ethernet PHY config file | ||||
* | PDK-4677: Added timeout parameter for J7 EVM I2C board APIs | M V Pratap Reddy | 2019-10-06 | 18 | -367/+741 |
| | |||||
* | PDK-3664: Updated J7 EVM CPSW diag test to align with driver changes | M V Pratap Reddy | 2019-10-05 | 1 | -93/+40 |
| | |||||
* | PDK-3664: Updated package common sources for J7 EVM CPSW test | M V Pratap Reddy | 2019-10-05 | 2 | -2/+2 |
| | |||||
* | PDK-3664: Added CPSW diagnostic test which verifies, | Sriram | 2019-10-05 | 4 | -0/+1654 |
| | | | | | | - The basic functionality of CPSW9G RGMII Ethernet interface on J7 HW platforms. Signed-off-by: Sriram <x0282556@ti.com> | ||||
* | Fix for AM57x PMIC diagnostic test build error | M V Pratap Reddy | 2019-10-03 | 1 | -4/+1 |
| | |||||
* | PDK-4692/PRSDK-7116: Updated J7 EVM DDR configurations for 3733MTs | M V Pratap Reddy | 2019-10-03 | 2 | -5278/+5256 |
| | |||||
* | PDK-4475: Updated J7 Board Ethernet config to remove magic numbers | M V Pratap Reddy | 2019-10-03 | 1 | -49/+117 |
| | |||||
* | PDK-4180: J7 Board library delay functions updated to use osal delay | M V Pratap Reddy | 2019-10-03 | 8 | -64/+61 |
| | |||||
* | PDK-4399: Extended J7 EVM board deinit to MMR lock and PSC config | M V Pratap Reddy | 2019-10-03 | 5 | -35/+254 |
| | |||||
* | Excluded A15 specific CSL header files for AM65xx and J7REL.PDK.J7.01.00.00.04 | M V Pratap Reddy | 2019-10-02 | 1 | -0/+3 |
| | |||||
* | PDK-2911: Enabled diagnostic stress tests for J7 EVM | M V Pratap Reddy | 2019-10-02 | 16 | -52/+50 |
| | |||||
* | Updated J7 diagnostic tests for Beta EVM | M V Pratap Reddy | 2019-10-02 | 2 | -26/+97 |
| | |||||
* | PDK-2398: Updated J7 diagnostic tests to integrate with framework | M V Pratap Reddy | 2019-10-02 | 26 | -0/+416 |
| | | | | - PDK-2911: Updated file naming for stress tests | ||||
* | PDK-2398: Enabled diagnostic test framework for J7 EVM | M V Pratap Reddy | 2019-10-02 | 13 | -312/+1802 |
| | |||||
* | Uniflash compilation fixDEV.BOARD.01.00.10.06C | Mahesh Radhakrishnan | 2019-10-01 | 2 | -2/+2 |
| | |||||
* | KW fixes for am65xx/j7-evmDEV.BOARD.01.00.10.06B | Mahesh Radhakrishnan | 2019-10-01 | 1 | -30/+35 |
| | |||||
* | PRSDK-6990: Added build support for J7 EVM from diag folderDEV.BOARD.01.00.10.06A | M V Pratap Reddy | 2019-10-01 | 2 | -1/+50 |
| | | | | | - This update enables building the J7 EVM diagnostic tests from board/diag folder similar to other HW board platforms. | ||||
* | PRSDK-5935: Updated with dynamic baud rate support | Dasnavis Sabiya | 2019-10-01 | 12 | -200/+770 |
| | | | | | | | | - Uniflash is using 115200 baudrate for receiving the application images over UART. Running UART at lower baudrate is becoming bottleneck for overall flashing speed. Updated the Uniflash code to support reconfiguring the baudrate to higher value based on the platform | ||||
* | Updated copyright banner for J7 EVM Board DDRDEV.PROCESSOR-SDK.06.01.00.07DEV.BOARD.01.00.10.06 | M V Pratap Reddy | 2019-09-29 | 1 | -6/+0 |
| |
index : keystone-rtos/board | ||
Project to include GIT repos for RTOS components including user mode CSL & NetCP LLDs (CPPI/QMSS/PA/RM), PDK components (NWAL/PKTLIB) and Transport Net Lib components (NetAPI/HPLIB) - Additional board support for Processor SDK. | Scott (ITS) Allen |
summaryrefslogtreecommitdiffstats |