1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
|
/* ============================================================================
* Copyright (c) Texas Instruments Incorporated 2009
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
*
* Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the
* distribution.
*
* Neither the name of Texas Instruments Incorporated nor the names of
* its contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
/** ============================================================================
* @file cslr_vcp2.h
*
* @path $(CSLPATH)\inc
*
* @desc This file contains the Register Descriptions for VCP2
*/
#ifndef CSLR_VCP2_H
#define CSLR_VCP2_H
/* CSL Modification:
* The file has been modified from the AUTOGEN file for the following
* reasons:-
* a) Modified the header file includes to be RTSC compliant
*/
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>
/**
* Register Overlay Structure for registers accessible through Config bus
*/
typedef struct {
volatile Uint32 VCPPID;
volatile Uint8 RSVD0[20];
volatile Uint32 VCPEXE;
volatile Uint8 RSVD1[4];
volatile Uint32 VCPEND;
volatile Uint8 RSVD2[28];
volatile Uint32 VCPSTAT0;
volatile Uint32 VCPSTAT1;
volatile Uint8 RSVD3[8];
volatile Uint32 VCPERR;
volatile Uint8 RSVD4[12];
volatile Uint32 VCPEMU;
} CSL_Vcp2ConfigRegs;
/**
* Register Overlay Structure for registers accessible through EDMA bus
*/
typedef struct {
volatile Uint32 VCPIC0;
volatile Uint32 VCPIC1;
volatile Uint32 VCPIC2;
volatile Uint32 VCPIC3;
volatile Uint32 VCPIC4;
volatile Uint32 VCPIC5;
volatile Uint8 RSVD0[48];
volatile Uint32 VCPOUT0;
volatile Uint32 VCPOUT1;
volatile Uint8 RSVD1[48];
volatile Uint32 VCPWBM;
volatile Uint8 RSVD2[60];
volatile Uint32 VCPRDECS;
} CSL_Vcp2EdmaRegs;
/**************************************************************************\
* Field Definition Macros for registers accessible through config bus
\**************************************************************************/
/* VCPPID */
#define CSL_VCP2_VCPPID_TYPE_MASK (0x00FF0000u)
#define CSL_VCP2_VCPPID_TYPE_SHIFT (0x00000010u)
#define CSL_VCP2_VCPPID_TYPE_RESETVAL (0x00000001u)
#define CSL_VCP2_VCPPID_CLASS_MASK (0x0000FF00u)
#define CSL_VCP2_VCPPID_CLASS_SHIFT (0x00000008u)
#define CSL_VCP2_VCPPID_CLASS_RESETVAL (0x00000011u)
#define CSL_VCP2_VCPPID_REV_MASK (0x000000FFu)
#define CSL_VCP2_VCPPID_REV_SHIFT (0x00000000u)
#define CSL_VCP2_VCPPID_REV_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPPID_RESETVAL (0x00011100u)
/* VCPEXE */
#define CSL_VCP2_VCPEXE_COMMAND_MASK (0x0000000Fu)
#define CSL_VCP2_VCPEXE_COMMAND_SHIFT (0x00000000u)
#define CSL_VCP2_VCPEXE_COMMAND_RESETVAL (0x00000000u)
/*----COMMAND Tokens----*/
#define CSL_VCP2_VCPEXE_COMMAND_NOCMD (0x00000000u)
#define CSL_VCP2_VCPEXE_COMMAND_START (0x00000001u)
#define CSL_VCP2_VCPEXE_COMMAND_PAUSE (0x00000002u)
#define CSL_VCP2_VCPEXE_COMMAND_RESTART_PAUSE (0x00000003u)
#define CSL_VCP2_VCPEXE_COMMAND_RESTART (0x00000004u)
#define CSL_VCP2_VCPEXE_COMMAND_STOP (0x00000005u)
#define CSL_VCP2_VCPEXE_RESETVAL (0x00000000u)
/* VCPEND */
#define CSL_VCP2_VCPEND_SD_MASK (0x00000002u)
#define CSL_VCP2_VCPEND_SD_SHIFT (0x00000001u)
#define CSL_VCP2_VCPEND_SD_RESETVAL (0x00000000u)
/*----SD Tokens----*/
#define CSL_VCP2_VCPEND_SD_32BIT (0x00000000u)
#define CSL_VCP2_VCPEND_SD_NATIVE (0x00000001u)
#define CSL_VCP2_VCPEND_BM_MASK (0x00000001u)
#define CSL_VCP2_VCPEND_BM_SHIFT (0x00000000u)
#define CSL_VCP2_VCPEND_BM_RESETVAL (0x00000000u)
/*----BM Tokens----*/
#define CSL_VCP2_VCPEND_BM_32BIT (0x00000000u)
#define CSL_VCP2_VCPEND_BM_NATIVE (0x00000001u)
#define CSL_VCP2_VCPEND_RESETVAL (0x00000000u)
/* VCPSTAT0 */
#define CSL_VCP2_VCPSTAT0_NSYMPROC_MASK (0x1FFFF000u)
#define CSL_VCP2_VCPSTAT0_NSYMPROC_SHIFT (0x0000000Cu)
#define CSL_VCP2_VCPSTAT0_NSYMPROC_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPSTAT0_EMUHALT_MASK (0x00000040u)
#define CSL_VCP2_VCPSTAT0_EMUHALT_SHIFT (0x00000006u)
#define CSL_VCP2_VCPSTAT0_EMUHALT_RESETVAL (0x00000000u)
/*----EMUHALT Tokens----*/
#define CSL_VCP2_VCPSTAT0_EMUHALT_NO (0x00000000u)
#define CSL_VCP2_VCPSTAT0_EMUHALT_YES (0x00000001u)
#define CSL_VCP2_VCPSTAT0_OFFUL_MASK (0x00000020u)
#define CSL_VCP2_VCPSTAT0_OFFUL_SHIFT (0x00000005u)
#define CSL_VCP2_VCPSTAT0_OFFUL_RESETVAL (0x00000000u)
/*----OFFUL Tokens----*/
#define CSL_VCP2_VCPSTAT0_OFFUL_NO (0x00000000u)
#define CSL_VCP2_VCPSTAT0_OFFUL_YES (0x00000001u)
#define CSL_VCP2_VCPSTAT0_IFEMP_MASK (0x00000010u)
#define CSL_VCP2_VCPSTAT0_IFEMP_SHIFT (0x00000004u)
#define CSL_VCP2_VCPSTAT0_IFEMP_RESETVAL (0x00000001u)
/*----IFEMP Tokens----*/
#define CSL_VCP2_VCPSTAT0_IFEMP_NO (0x00000000u)
#define CSL_VCP2_VCPSTAT0_IFEMP_YES (0x00000001u)
#define CSL_VCP2_VCPSTAT0_WIC_MASK (0x00000008u)
#define CSL_VCP2_VCPSTAT0_WIC_SHIFT (0x00000003u)
#define CSL_VCP2_VCPSTAT0_WIC_RESETVAL (0x00000000u)
/*----WIC Tokens----*/
#define CSL_VCP2_VCPSTAT0_WIC_NO (0x00000000u)
#define CSL_VCP2_VCPSTAT0_WIC_YES (0x00000001u)
#define CSL_VCP2_VCPSTAT0_ERR_MASK (0x00000004u)
#define CSL_VCP2_VCPSTAT0_ERR_SHIFT (0x00000002u)
#define CSL_VCP2_VCPSTAT0_ERR_RESETVAL (0x00000000u)
/*----ERR Tokens----*/
#define CSL_VCP2_VCPSTAT0_ERR_NO (0x00000000u)
#define CSL_VCP2_VCPSTAT0_ERR_YES (0x00000001u)
#define CSL_VCP2_VCPSTAT0_RUN_MASK (0x00000002u)
#define CSL_VCP2_VCPSTAT0_RUN_SHIFT (0x00000001u)
#define CSL_VCP2_VCPSTAT0_RUN_RESETVAL (0x00000000u)
/*----RUN Tokens----*/
#define CSL_VCP2_VCPSTAT0_RUN_NO (0x00000000u)
#define CSL_VCP2_VCPSTAT0_RUN_YES (0x00000001u)
#define CSL_VCP2_VCPSTAT0_PAUSE_MASK (0x00000001u)
#define CSL_VCP2_VCPSTAT0_PAUSE_SHIFT (0x00000000u)
#define CSL_VCP2_VCPSTAT0_PAUSE_RESETVAL (0x00000000u)
/*----PAUSE Tokens----*/
#define CSL_VCP2_VCPSTAT0_PAUSE_NO (0x00000000u)
#define CSL_VCP2_VCPSTAT0_PAUSE_YES (0x00000001u)
#define CSL_VCP2_VCPSTAT0_RESETVAL (0x00000010u)
/* VCPSTAT1 */
#define CSL_VCP2_VCPSTAT1_NSYMOF_MASK (0xFFFF0000u)
#define CSL_VCP2_VCPSTAT1_NSYMOF_SHIFT (0x00000010u)
#define CSL_VCP2_VCPSTAT1_NSYMOF_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPSTAT1_NSYMIF_MASK (0x0000FFFFu)
#define CSL_VCP2_VCPSTAT1_NSYMIF_SHIFT (0x00000000u)
#define CSL_VCP2_VCPSTAT1_NSYMIF_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPSTAT1_RESETVAL (0x00000000u)
/* VCPERR */
#define CSL_VCP2_VCPERR_E_SYMR_MASK (0x00000040u)
#define CSL_VCP2_VCPERR_E_SYMR_SHIFT (0x00000006u)
#define CSL_VCP2_VCPERR_E_SYMR_RESETVAL (0x00000000u)
/*----E_SYMR Tokens----*/
#define CSL_VCP2_VCPERR_E_SYMR_NO (0x00000000u)
#define CSL_VCP2_VCPERR_E_SYMR_YES (0x00000001u)
#define CSL_VCP2_VCPERR_E_SYMX_MASK (0x00000020u)
#define CSL_VCP2_VCPERR_E_SYMX_SHIFT (0x00000005u)
#define CSL_VCP2_VCPERR_E_SYMX_RESETVAL (0x00000000u)
/*----E_SYMX Tokens----*/
#define CSL_VCP2_VCPERR_E_SYMX_NO (0x00000000u)
#define CSL_VCP2_VCPERR_E_SYMX_YES (0x00000001u)
#define CSL_VCP2_VCPERR_MAXMINERR_MASK (0x00000010u)
#define CSL_VCP2_VCPERR_MAXMINERR_SHIFT (0x00000004u)
#define CSL_VCP2_VCPERR_MAXMINERR_RESETVAL (0x00000000u)
/*----MAXMINERR Tokens----*/
#define CSL_VCP2_VCPERR_MAXMINERR_NO (0x00000000u)
#define CSL_VCP2_VCPERR_MAXMINERR_YES (0x00000001u)
#define CSL_VCP2_VCPERR_FCTLERR_MASK (0x00000008u)
#define CSL_VCP2_VCPERR_FCTLERR_SHIFT (0x00000003u)
#define CSL_VCP2_VCPERR_FCTLERR_RESETVAL (0x00000000u)
/*----FCTLERR Tokens----*/
#define CSL_VCP2_VCPERR_FCTLERR_NO (0x00000000u)
#define CSL_VCP2_VCPERR_FCTLERR_YES (0x00000001u)
#define CSL_VCP2_VCPERR_FTLERR_MASK (0x00000004u)
#define CSL_VCP2_VCPERR_FTLERR_SHIFT (0x00000002u)
#define CSL_VCP2_VCPERR_FTLERR_RESETVAL (0x00000000u)
/*----FTLERR Tokens----*/
#define CSL_VCP2_VCPERR_FTLERR_NO (0x00000000u)
#define CSL_VCP2_VCPERR_FTLERR_YES (0x00000001u)
#define CSL_VCP2_VCPERR_TBNAERR_MASK (0x00000002u)
#define CSL_VCP2_VCPERR_TBNAERR_SHIFT (0x00000001u)
#define CSL_VCP2_VCPERR_TBNAERR_RESETVAL (0x00000000u)
/*----TBNAERR Tokens----*/
#define CSL_VCP2_VCPERR_TBNAERR_NO (0x00000000u)
#define CSL_VCP2_VCPERR_TBNAERR_YES (0x00000001u)
#define CSL_VCP2_VCPERR_ERROR_MASK (0x00000001u)
#define CSL_VCP2_VCPERR_ERROR_SHIFT (0x00000000u)
#define CSL_VCP2_VCPERR_ERROR_RESETVAL (0x00000000u)
/*----ERROR Tokens----*/
#define CSL_VCP2_VCPERR_ERROR_NO (0x00000000u)
#define CSL_VCP2_VCPERR_ERROR_YES (0x00000001u)
#define CSL_VCP2_VCPERR_RESETVAL (0x00000000u)
/* VCPEMU */
#define CSL_VCP2_VCPEMU_FREE_MASK (0x00000001u)
#define CSL_VCP2_VCPEMU_FREE_SHIFT (0x00000000u)
#define CSL_VCP2_VCPEMU_FREE_RESETVAL (0x00000000u)
/*----FREE Tokens----*/
#define CSL_VCP2_VCPEMU_FREE_FREE (0x00000001u)
#define CSL_VCP2_VCPEMU_RESETVAL (0x00000000u)
/**************************************************************************\
* Field Definition Macros for registers accessible through EDMA bus
\**************************************************************************/
/* VCPIC0 */
#define CSL_VCP2_VCPIC0_POLY3_MASK (0xFF000000u)
#define CSL_VCP2_VCPIC0_POLY3_SHIFT (0x00000018u)
#define CSL_VCP2_VCPIC0_POLY3_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPIC0_POLY2_MASK (0x00FF0000u)
#define CSL_VCP2_VCPIC0_POLY2_SHIFT (0x00000010u)
#define CSL_VCP2_VCPIC0_POLY2_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPIC0_POLY1_MASK (0x0000FF00u)
#define CSL_VCP2_VCPIC0_POLY1_SHIFT (0x00000008u)
#define CSL_VCP2_VCPIC0_POLY1_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPIC0_POLY0_MASK (0x000000FFu)
#define CSL_VCP2_VCPIC0_POLY0_SHIFT (0x00000000u)
#define CSL_VCP2_VCPIC0_POLY0_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPIC0_RESETVAL (0x00000000u)
/* VCPIC1 */
#define CSL_VCP2_VCPIC1_YAMEN_MASK (0x10000000u)
#define CSL_VCP2_VCPIC1_YAMEN_SHIFT (0x0000001Cu)
#define CSL_VCP2_VCPIC1_YAMEN_RESETVAL (0x00000000u)
/*----YAMEN Tokens----*/
#define CSL_VCP2_VCPIC1_YAMEN_DISABLE (0x00000000u)
#define CSL_VCP2_VCPIC1_YAMEN_ENABLE (0x00000001u)
#define CSL_VCP2_VCPIC1_YAMT_MASK (0x0FFF0000u)
#define CSL_VCP2_VCPIC1_YAMT_SHIFT (0x00000010u)
#define CSL_VCP2_VCPIC1_YAMT_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPIC1_RESETVAL (0x00000000u)
/* VCPIC2 */
#define CSL_VCP2_VCPIC2_R_MASK (0xFFFF0000u)
#define CSL_VCP2_VCPIC2_R_SHIFT (0x00000010u)
#define CSL_VCP2_VCPIC2_R_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPIC2_FL_MASK (0x0000FFFFu)
#define CSL_VCP2_VCPIC2_FL_SHIFT (0x00000000u)
#define CSL_VCP2_VCPIC2_FL_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPIC2_RESETVAL (0x00000000u)
/* VCPIC3 */
#define CSL_VCP2_VCPIC3_OUT_ORDER_MASK (0x10000000u)
#define CSL_VCP2_VCPIC3_OUT_ORDER_SHIFT (0x0000001Cu)
#define CSL_VCP2_VCPIC3_OUT_ORDER_RESETVAL (0x00000000u)
/*----OUT_ORDER Tokens----*/
#define CSL_VCP2_VCPIC3_OUT_ORDER_LSB (0x00000000u)
#define CSL_VCP2_VCPIC3_OUT_ORDER_MSB (0x00000001u)
#define CSL_VCP2_VCPIC3_ITBEN_MASK (0x01000000u)
#define CSL_VCP2_VCPIC3_ITBEN_SHIFT (0x00000018u)
#define CSL_VCP2_VCPIC3_ITBEN_RESETVAL (0x00000000u)
/*----ITBEN Tokens----*/
#define CSL_VCP2_VCPIC3_ITBEN_DISABLE (0x00000000u)
#define CSL_VCP2_VCPIC3_ITBEN_ENABLE (0x00000001u)
#define CSL_VCP2_VCPIC3_ITBI_MASK (0x00FF0000u)
#define CSL_VCP2_VCPIC3_ITBI_SHIFT (0x00000010u)
#define CSL_VCP2_VCPIC3_ITBI_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPIC3_C_MASK (0x0000FFFFu)
#define CSL_VCP2_VCPIC3_C_SHIFT (0x00000000u)
#define CSL_VCP2_VCPIC3_C_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPIC3_RESETVAL (0x00000000u)
/* VCPIC4 */
#define CSL_VCP2_VCPIC4_IMINS_MASK (0x1FFF0000u)
#define CSL_VCP2_VCPIC4_IMINS_SHIFT (0x00000010u)
#define CSL_VCP2_VCPIC4_IMINS_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPIC4_IMAXS_MASK (0x00001FFFu)
#define CSL_VCP2_VCPIC4_IMAXS_SHIFT (0x00000000u)
#define CSL_VCP2_VCPIC4_IMAXS_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPIC4_RESETVAL (0x00000000u)
/* VCPIC5 */
#define CSL_VCP2_VCPIC5_SDHD_MASK (0x80000000u)
#define CSL_VCP2_VCPIC5_SDHD_SHIFT (0x0000001Fu)
#define CSL_VCP2_VCPIC5_SDHD_RESETVAL (0x00000000u)
/*----SDHD Tokens----*/
#define CSL_VCP2_VCPIC5_SDHD_HARD (0x00000000u)
#define CSL_VCP2_VCPIC5_SDHD_SOFT (0x00000001u)
#define CSL_VCP2_VCPIC5_OUTF_MASK (0x40000000u)
#define CSL_VCP2_VCPIC5_OUTF_SHIFT (0x0000001Eu)
#define CSL_VCP2_VCPIC5_OUTF_RESETVAL (0x00000000u)
/*----OUTF Tokens----*/
#define CSL_VCP2_VCPIC5_OUTF_NO (0x00000000u)
#define CSL_VCP2_VCPIC5_OUTF_YES (0x00000001u)
#define CSL_VCP2_VCPIC5_TB_MASK (0x30000000u)
#define CSL_VCP2_VCPIC5_TB_SHIFT (0x0000001Cu)
#define CSL_VCP2_VCPIC5_TB_RESETVAL (0x00000000u)
/*----TB Tokens----*/
#define CSL_VCP2_VCPIC5_TB_NO (0x00000000u)
#define CSL_VCP2_VCPIC5_TB_TAIL (0x00000001u)
#define CSL_VCP2_VCPIC5_TB_CONV (0x00000002u)
#define CSL_VCP2_VCPIC5_TB_MIX (0x00000003u)
#define CSL_VCP2_VCPIC5_SYMR_MASK (0x01F00000u)
#define CSL_VCP2_VCPIC5_SYMR_SHIFT (0x00000014u)
#define CSL_VCP2_VCPIC5_SYMR_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPIC5_SYMX_MASK (0x000F0000u)
#define CSL_VCP2_VCPIC5_SYMX_SHIFT (0x00000010u)
#define CSL_VCP2_VCPIC5_SYMX_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPIC5_IMAXI_MASK (0x000000FFu)
#define CSL_VCP2_VCPIC5_IMAXI_SHIFT (0x00000000u)
#define CSL_VCP2_VCPIC5_IMAXI_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPIC5_RESETVAL (0x00000000u)
/* VCPOUT0 */
#define CSL_VCP2_VCPOUT0_FMINS_MASK (0x1FFF0000u)
#define CSL_VCP2_VCPOUT0_FMINS_SHIFT (0x00000010u)
#define CSL_VCP2_VCPOUT0_FMINS_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPOUT0_FMAXS_MASK (0x00001FFFu)
#define CSL_VCP2_VCPOUT0_FMAXS_SHIFT (0x00000000u)
#define CSL_VCP2_VCPOUT0_FMAXS_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPOUT0_RESETVAL (0x00000000u)
/* VCPOUT1 */
#define CSL_VCP2_VCPOUT1_YAM_MASK (0x00010000u)
#define CSL_VCP2_VCPOUT1_YAM_SHIFT (0x00000010u)
#define CSL_VCP2_VCPOUT1_YAM_RESETVAL (0x00000000u)
/*----YAM Tokens----*/
#define CSL_VCP2_VCPOUT1_YAM_NO (0x00000000u)
#define CSL_VCP2_VCPOUT1_YAM_YES (0x00000001u)
#define CSL_VCP2_VCPOUT1_FMAXI_MASK (0x000000FFu)
#define CSL_VCP2_VCPOUT1_FMAXI_SHIFT (0x00000000u)
#define CSL_VCP2_VCPOUT1_FMAXI_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPOUT1_RESETVAL (0x00000000u)
/* VCPWBM */
#define CSL_VCP2_VCPWBM_WRITE_MASK (0xFFFFFFFFu)
#define CSL_VCP2_VCPWBM_WRITE_SHIFT (0x00000000u)
#define CSL_VCP2_VCPWBM_WRITE_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPWBM_RESETVAL (0x00000000u)
/* VCPRDECS */
#define CSL_VCP2_VCPRDECS_READ_MASK (0xFFFFFFFFu)
#define CSL_VCP2_VCPRDECS_READ_SHIFT (0x00000000u)
#define CSL_VCP2_VCPRDECS_READ_RESETVAL (0x00000000u)
#define CSL_VCP2_VCPRDECS_RESETVAL (0x00000000u)
#endif
|
