diff options
| author | Prasad Jondhale | 2019-03-11 03:42:07 -0500 |
|---|---|---|
| committer | Sivaraj R | 2019-03-11 06:02:03 -0500 |
| commit | 3dbe8309e9b4ecd4beac431710f7328c6aa6a78d (patch) | |
| tree | 286a68b6522eaf5b18531c3869dffb46879ba4fa | |
| parent | c1db347e758366233f4528367d63bce3d5535cea (diff) | |
| download | osal-3dbe8309e9b4ecd4beac431710f7328c6aa6a78d.tar.gz osal-3dbe8309e9b4ecd4beac431710f7328c6aa6a78d.tar.xz osal-3dbe8309e9b4ecd4beac431710f7328c6aa6a78d.zip | |
Added MCU2_1 in J721E core list
- MCU2_1 is needed for Switch firmware
Signed-off-by: Prasad Jondhale <prasad.jondhale@ti.com>
| -rwxr-xr-x | osal_component.mk | 2 | ||||
| -rw-r--r-- | src/src_common_nonos.mk | 2 |
2 files changed, 2 insertions, 2 deletions
diff --git a/osal_component.mk b/osal_component.mk index 60c951d..3c19948 100755 --- a/osal_component.mk +++ b/osal_component.mk | |||
| @@ -90,7 +90,7 @@ libosal_c6657_CORELIST = c66x | |||
| 90 | libosal_am437x_CORELIST = a9host | 90 | libosal_am437x_CORELIST = a9host |
| 91 | libosal_am335x_CORELIST = a8host | 91 | libosal_am335x_CORELIST = a8host |
| 92 | libosal_am65xx_CORELIST = mpu1_0 mcu1_0 | 92 | libosal_am65xx_CORELIST = mpu1_0 mcu1_0 |
| 93 | libosal_j721e_CORELIST = mpu1_0 mcu1_0 mcu2_0 c66xdsp_1 c66xdsp_2 c7x c7x-hostemu | 93 | libosal_j721e_CORELIST = mpu1_0 mcu1_0 mcu2_0 mcu2_1 c66xdsp_1 c66xdsp_2 c7x c7x-hostemu |
| 94 | 94 | ||
| 95 | ############################ | 95 | ############################ |
| 96 | # osal package | 96 | # osal package |
diff --git a/src/src_common_nonos.mk b/src/src_common_nonos.mk index 5e95c23..55865cf 100644 --- a/src/src_common_nonos.mk +++ b/src/src_common_nonos.mk | |||
| @@ -14,7 +14,7 @@ ifeq ($(CORE),mpu1_0) | |||
| 14 | SRCS_COMMON += CacheP_nonos.c Arch_util.c | 14 | SRCS_COMMON += CacheP_nonos.c Arch_util.c |
| 15 | endif | 15 | endif |
| 16 | 16 | ||
| 17 | ifeq ($(CORE),$(filter $(CORE), mcu1_0 mcu2_0)) | 17 | ifeq ($(CORE),$(filter $(CORE), mcu1_0 mcu2_0 mcu2_1)) |
| 18 | SRCDIR += arch/core/r5 | 18 | SRCDIR += arch/core/r5 |
| 19 | SRCS_COMMON += CacheP_nonos.c Arch_util.c | 19 | SRCS_COMMON += CacheP_nonos.c Arch_util.c |
| 20 | SRCS_ASM_COMMON += TimestampProvider_asm.asm | 20 | SRCS_ASM_COMMON += TimestampProvider_asm.asm |