1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
|
/*
* Copyright (c) 2015-2018, Texas Instruments Incorporated
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
*
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* * Neither the name of Texas Instruments Incorporated nor the names of
* its contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
* THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
* CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
/*
* ======== HwiP_tirtos.c ========
*/
#include <stdint.h>
#include <stdbool.h>
#include <stdlib.h>
#include <string.h>
#include <ti/osal/src/nonos/Nonos_config.h>
/* External Clock should be defined under osal_soc.h
* if SOC is not supporting it, set to -1
*/
#ifndef EXTERNAL_CLOCK_KHZ_DEFAULT
#define EXTERNAL_CLOCK_KHZ_DEFAULT (-1)
#endif
#ifndef OSAL_DELAY_TIMER_ADDR_DEFAULT
#define OSAL_DELAY_TIMER_ADDR_DEFAULT ((uintptr_t)(0U))
#endif
#ifndef OSAL_TARGET_PROC_MASK_DEFAULT
#define OSAL_TARGET_PROC_MASK_DEFAULT (0xFFFFU)
#endif
/* Global Osal static memory status variables */
uint32_t gOsalSemAllocCnt = 0U, gOsalSemPeak = 0U;
uint32_t gOsalTimerAllocCnt = 0U, gOsalTimerPeak = 0U;
uint32_t gOsalHwiAllocCnt = 0U, gOsalHwiPeak = 0U;
#ifndef OSAL_CPU_FREQ_KHZ_DEFAULT
#define OSAL_CPU_FREQ_KHZ_DEFAULT (400000)
#endif
volatile bool Osal_DebugP_Assert_Val=(bool)true;
/* Global Osal_HwAttr structure */
Osal_HwAttrs gOsal_HwAttrs = {
OSAL_CPU_FREQ_KHZ_DEFAULT,
EXTERNAL_CLOCK_KHZ_DEFAULT,
#if defined(gnu_targets_arm_A15F)
OSAL_TARGET_PROC_MASK_DEFAULT,
#endif
#ifdef _TMS320C6X
/* ECM_intNum[]: Event combiner interrupts */
{ OSAL_ECM_GROUP0_INT, /* Interrupt[4-15] to use for Event Combiner Group 0 */
OSAL_ECM_GROUP1_INT, /* Interrupt[4-15] to use for Event Combiner Group 1 */
OSAL_ECM_GROUP2_INT, /* Interrupt[4-15] to use for Event Combiner Group 2 */
OSAL_ECM_GROUP3_INT /* Interrupt[4-15] to use for Event Combiner Group 3 */
},
#endif
OSAL_HWACCESS_UNRESTRICTED, /* Unrestricted access to hardware resources */
/* Below timer base configuration is applicable for only AM335x/AM437x SoCs
* It is not applicable and should not be set for other SoCs
* Osal setHwAttrs API would return failure (osal_FAILURE) if attempted to
* be set for SoCs other than AM335x and AM437x.
*/
(uintptr_t) OSAL_DELAY_TIMER_ADDR_DEFAULT, /* Timer Base address for osal delay implementation for AM3/AM4 parts */
/* Default external Semaphore Memory Block */
{
(uintptr_t) 0U,
0U
},
/* Default external HwiP Memory Block */
{
(uintptr_t) 0U,
0U
}
};
/*
* ======== Osal_DebugP_assert ========
*/
void Osal_DebugP_assert(int32_t expression, const char *file, int32_t line)
{
if (expression != 0) {
while (Osal_DebugP_Assert_Val == (bool)true) {}
}
}
Osal_ThreadType Osal_getThreadType(void)
{
return (Osal_ThreadType_Main);
}
/*
* set Osal_HwAttrs structure
*/
int32_t Osal_setHwAttrs(uint32_t ctrlBitMap, const Osal_HwAttrs *hwAttrs)
{
int32_t ret = osal_FAILURE;
if (hwAttrs != NULL_PTR) {
if ((ctrlBitMap & OSAL_HWATTR_SET_EXT_CLK) !=0U) {
gOsal_HwAttrs.extClkKHz= hwAttrs->extClkKHz;
ret = osal_OK;
}
#ifdef _TMS320C6X
/* Set the Event Combiner Interrupts */
if ((ctrlBitMap & OSAL_HWATTR_SET_ECM_INT) !=0U) {
(void)memcpy(gOsal_HwAttrs.ECM_intNum,hwAttrs->ECM_intNum,4U*sizeof(gOsal_HwAttrs.ECM_intNum[0]));
ret = osal_OK;
}
#endif
/* Set the Hw Access type */
if ((ctrlBitMap & OSAL_HWATTR_SET_HWACCESS_TYPE) != 0U) {
gOsal_HwAttrs.hwAccessType = hwAttrs->hwAccessType;
ret = osal_OK;
}
/* Set the Hw Access type */
if ((ctrlBitMap & OSAL_HWATTR_SET_OSALDELAY_TIMER_BASE) !=0U) {
#if defined(SOC_AM437x)|| defined (SOC_AM335x)
gOsal_HwAttrs.osalDelayTimerBaseAddr = hwAttrs->osalDelayTimerBaseAddr;
ret = osal_OK;
#else
ret = osal_UNSUPPORTED;
#endif
}
/* Set the extended memmory block for semaphore operations */
if ((ctrlBitMap & OSAL_HWATTR_SET_SEMP_EXT_BASE) !=0U)
{
gOsal_HwAttrs.extSemaphorePBlock = hwAttrs->extSemaphorePBlock;
/* Zero out the given memory block */
(void)memset((void*)gOsal_HwAttrs.extSemaphorePBlock.base, 0, gOsal_HwAttrs.extSemaphorePBlock.size);
ret = osal_OK;
}
/* Set the extended memmory block for semaphore operations */
if ((ctrlBitMap & OSAL_HWATTR_SET_HWIP_EXT_BASE)!=0U)
{
gOsal_HwAttrs.extHwiPBlock = hwAttrs->extHwiPBlock;
/* Zero out the given memory block */
(void)memset((void*)gOsal_HwAttrs.extHwiPBlock.base, 0, gOsal_HwAttrs.extHwiPBlock.size);
ret = osal_OK;
}
/* Set the CPU frequency */
if ((ctrlBitMap & OSAL_HWATTR_SET_CPU_FREQ)!=0U)
{
gOsal_HwAttrs.cpuFreqKHz = hwAttrs->cpuFreqKHz;
ret = osal_OK;
}
}
return(ret);
}
/*
* set Osal_HwAttrs structure
*/
int32_t Osal_getHwAttrs( Osal_HwAttrs *hwAttrs)
{
int32_t ret = osal_FAILURE;
if (hwAttrs != NULL_PTR) {
(void)memcpy(hwAttrs, &gOsal_HwAttrs, sizeof(Osal_HwAttrs));
ret = osal_OK;
}
return(ret);
}
int32_t Osal_getStaticMemStatus(Osal_StaticMemStatus *pMemStat)
{
int32_t retVal = osal_OK;
uintptr_t cookie;
if (NULL_PTR != pMemStat)
{
cookie = HwiP_disable();
pMemStat->peakSemObjs = gOsalSemPeak;
pMemStat->numMaxSemObjs = OSAL_TIRTOS_CONFIGNUM_SEMAPHORE;
pMemStat->numFreeSemObjs =
pMemStat->numMaxSemObjs - gOsalSemAllocCnt;
pMemStat->peakTimerObjs = gOsalTimerPeak;
pMemStat->numMaxTimerObjs = OSAL_TIRTOS_CONFIGNUM_TIMER;
pMemStat->numFreeTimerObjs =
pMemStat->numMaxTimerObjs - gOsalTimerAllocCnt;
pMemStat->peakHwiObjs = gOsalHwiPeak;
pMemStat->numMaxHwiObjs = OSAL_TIRTOS_CONFIGNUM_HWI;
pMemStat->numFreeHwiObjs =
pMemStat->numMaxHwiObjs - gOsalHwiAllocCnt;
HwiP_restore(cookie);
}
else
{
retVal = osal_FAILURE;
}
return (retVal);
}
/* Nothing past this point */
|
