summaryrefslogtreecommitdiffstats
blob: 71f3997c8f74c54ff4aa26d257501e8572a01b43 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
/**
 * @file   pruicss_soc.c
 *
 * @brief  This is device specific configuration file .
 */
/*
 * Copyright (c) 2017-2018, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
/** ============================================================================*/


#include <stdint.h>
#include <ti/drv/pruss/pruicss.h>
#include <ti/drv/pruss/soc/pruicss_v1.h>



#include <ti/csl/soc/am65xx/src/cslr_soc.h>

/* PRUICSS configuration structure */
PRUICSS_HwAttrs prussInitCfg[3] =
{
    {
       CSL_PRU_ICSSG0_DRAM0_SLV_RAM_BASE,                 /* baseAddr */
       0,                                                 /* version */
       CSL_PRU_ICSSG0_PR1_PDSP0_IRAM_BASE,                /* prussPru0CtrlRegBase */
       CSL_PRU_ICSSG0_PR1_PDSP1_IRAM_BASE,                /* prussPru1CtrlRegBase */
       CSL_PRU_ICSSG0_PR1_ICSS_INTC_INTC_SLV_BASE,        /* prussIntcRegBase */
       CSL_PRU_ICSSG0_PR1_CFG_SLV_BASE,                   /* prussCfgRegBase */
       CSL_PRU_ICSSG0_PR1_ICSS_UART_UART_SLV_BASE,        /* prussUartRegBase */
       CSL_PRU_ICSSG0_IEP0_BASE,                          /* prussIepRegBase */
       CSL_PRU_ICSSG0_PR1_ICSS_ECAP0_ECAP_SLV_BASE,       /* prussEcapRegBase */
       CSL_PRU_ICSSG0_PR1_MII_RT_PR1_MII_RT_CFG_BASE,     /* prussMiiRtCfgRegBase */
       CSL_PRU_ICSSG0_PR1_MDIO_V1P7_MDIO_BASE,            /* prussMiiMdioRegBase */
       CSL_PRU_ICSSG0_DRAM0_SLV_RAM_BASE,                 /* prussPru0DramBase */
       CSL_PRU_ICSSG0_DRAM1_SLV_RAM_BASE,                 /* prussPru1DramBase */
       CSL_PRU_ICSSG0_PR1_PDSP0_IRAM_RAM_BASE,            /* prussPru0IramBase */
       CSL_PRU_ICSSG0_PR1_PDSP1_IRAM_RAM_BASE,            /* prussPru1IramBase */
       CSL_PRU_ICSSG0_RAM_SLV_RAM_BASE,                   /* prussSharedDramBase */
       CSL_PRU_ICSSG0_PR1_RTU0_PR1_RTU0_IRAM_RAM_BASE,    /* prussRtu0IramBase */
       CSL_PRU_ICSSG0_PR1_RTU1_PR1_RTU1_IRAM_RAM_BASE,    /* prussRtu1IramBase */
       CSL_PRU_ICSSG0_PR1_RTU0_PR1_RTU0_IRAM_BASE,        /* prussRtu0CtrlRegBase */
       CSL_PRU_ICSSG0_PR1_RTU1_PR1_RTU1_IRAM_BASE,        /* prussRtu1CtrlRegBase */
       CSL_PRU_ICSSG0_DRAM0_SLV_RAM_SIZE,                 /* prussPru0DramSize */
       CSL_PRU_ICSSG0_DRAM1_SLV_RAM_SIZE,                 /* prussPru1DramSize */
       CSL_PRU_ICSSG0_PR1_PDSP0_IRAM_SIZE,                /* prussPru0IramSize */
       CSL_PRU_ICSSG0_PR1_PDSP1_IRAM_SIZE,                /* prussPru1IramSize */
       CSL_PRU_ICSSG0_RAM_SLV_RAM_SIZE,                   /* prussSharedDramSize */
       CSL_PRU_ICSSG0_PR1_RTU0_PR1_RTU0_IRAM_RAM_SIZE,    /* prussRtu0IramSize */
       CSL_PRU_ICSSG0_PR1_RTU1_PR1_RTU1_IRAM_RAM_SIZE     /* prussRtu1IramSize */
    },
    {
       CSL_PRU_ICSSG1_DRAM0_SLV_RAM_BASE,                 /* baseAddr */
       0,                                                 /* version */
       CSL_PRU_ICSSG1_PR1_PDSP0_IRAM_BASE,                /* prussPru0CtrlRegBase */
       CSL_PRU_ICSSG1_PR1_PDSP1_IRAM_BASE,                /* prussPru1CtrlRegBase */
       CSL_PRU_ICSSG1_PR1_ICSS_INTC_INTC_SLV_BASE,        /* prussIntcRegBase */
       CSL_PRU_ICSSG1_PR1_CFG_SLV_BASE,                   /* prussCfgRegBase */
       CSL_PRU_ICSSG1_PR1_ICSS_UART_UART_SLV_BASE,        /* prussUartRegBase */
       CSL_PRU_ICSSG1_IEP0_BASE,                          /* prussIepRegBase */
       CSL_PRU_ICSSG1_PR1_ICSS_ECAP0_ECAP_SLV_BASE,       /* prussEcapRegBase */
       CSL_PRU_ICSSG1_PR1_MII_RT_PR1_MII_RT_CFG_BASE,     /* prussMiiRtCfgRegBase */
       CSL_PRU_ICSSG1_PR1_MDIO_V1P7_MDIO_BASE,            /* prussMiiMdioRegBase */
       CSL_PRU_ICSSG1_DRAM0_SLV_RAM_BASE,                 /* prussPru0DramBase */
       CSL_PRU_ICSSG1_DRAM1_SLV_RAM_BASE,                 /* prussPru1DramBase */
       CSL_PRU_ICSSG1_PR1_PDSP0_IRAM_RAM_BASE,            /* prussPru0IramBase */
       CSL_PRU_ICSSG1_PR1_PDSP1_IRAM_RAM_BASE,            /* prussPru1IramBase */
       CSL_PRU_ICSSG1_RAM_SLV_RAM_BASE,                   /* prussSharedDramBase */
       CSL_PRU_ICSSG1_PR1_RTU0_PR1_RTU0_IRAM_RAM_BASE,    /* prussRtu0IramBase */
       CSL_PRU_ICSSG1_PR1_RTU1_PR1_RTU1_IRAM_RAM_BASE,    /* prussRtu1IramBase */
       CSL_PRU_ICSSG1_PR1_RTU0_PR1_RTU0_IRAM_BASE,        /* prussRtu0CtrlRegBase */
       CSL_PRU_ICSSG1_PR1_RTU1_PR1_RTU1_IRAM_BASE,        /* prussRtu1CtrlRegBase */
       CSL_PRU_ICSSG1_DRAM0_SLV_RAM_SIZE,                 /* prussPru0DramSize */
       CSL_PRU_ICSSG1_DRAM1_SLV_RAM_SIZE,                 /* prussPru1DramSize */
       CSL_PRU_ICSSG1_PR1_PDSP0_IRAM_SIZE,                /* prussPru0IramSize */
       CSL_PRU_ICSSG1_PR1_PDSP1_IRAM_SIZE,                /* prussPru1IramSize */
       CSL_PRU_ICSSG1_RAM_SLV_RAM_SIZE,                   /* prussSharedDramSize */
       CSL_PRU_ICSSG1_PR1_RTU0_PR1_RTU0_IRAM_RAM_SIZE,    /* prussRtu0IramSize */
       CSL_PRU_ICSSG1_PR1_RTU1_PR1_RTU1_IRAM_RAM_SIZE     /* prussRtu1IramSize */
    },
    {
       CSL_PRU_ICSSG2_DRAM0_SLV_RAM_BASE,                 /* baseAddr */
       0,                                                 /* version */
       CSL_PRU_ICSSG2_PR1_PDSP0_IRAM_BASE,                /* prussPru0CtrlRegBase */
       CSL_PRU_ICSSG2_PR1_PDSP1_IRAM_BASE,                /* prussPru1CtrlRegBase */
       CSL_PRU_ICSSG2_PR1_ICSS_INTC_INTC_SLV_BASE,        /* prussIntcRegBase */
       CSL_PRU_ICSSG2_PR1_CFG_SLV_BASE,                   /* prussCfgRegBase */
       CSL_PRU_ICSSG2_PR1_ICSS_UART_UART_SLV_BASE,        /* prussUartRegBase */
       CSL_PRU_ICSSG2_IEP0_BASE,                          /* prussIepRegBase */
       CSL_PRU_ICSSG2_PR1_ICSS_ECAP0_ECAP_SLV_BASE,       /* prussEcapRegBase */
       CSL_PRU_ICSSG2_PR1_MII_RT_PR1_MII_RT_CFG_BASE,     /* prussMiiRtCfgRegBase */
       CSL_PRU_ICSSG2_PR1_MDIO_V1P7_MDIO_BASE,            /* prussMiiMdioRegBase */
       CSL_PRU_ICSSG2_DRAM0_SLV_RAM_BASE,                 /* prussPru0DramBase */
       CSL_PRU_ICSSG2_DRAM1_SLV_RAM_BASE,                 /* prussPru1DramBase */
       CSL_PRU_ICSSG2_PR1_PDSP0_IRAM_RAM_BASE,            /* prussPru0IramBase */
       CSL_PRU_ICSSG2_PR1_PDSP1_IRAM_RAM_BASE,            /* prussPru1IramBase */
       CSL_PRU_ICSSG2_RAM_SLV_RAM_BASE,                   /* prussSharedDramBase */
       CSL_PRU_ICSSG2_PR1_RTU0_PR1_RTU0_IRAM_RAM_BASE,    /* prussRtu0IramBase */
       CSL_PRU_ICSSG2_PR1_RTU1_PR1_RTU1_IRAM_RAM_BASE,    /* prussRtu1IramBase */
       CSL_PRU_ICSSG2_PR1_RTU0_PR1_RTU0_IRAM_BASE,        /* prussRtu0CtrlRegBase */
       CSL_PRU_ICSSG2_PR1_RTU1_PR1_RTU1_IRAM_BASE,        /* prussRtu1CtrlRegBase */
       CSL_PRU_ICSSG2_DRAM0_SLV_RAM_SIZE,                 /* prussPru0DramSize */
       CSL_PRU_ICSSG2_DRAM1_SLV_RAM_SIZE,                 /* prussPru1DramSize */
       CSL_PRU_ICSSG2_PR1_PDSP0_IRAM_SIZE,                /* prussPru0IramSize */
       CSL_PRU_ICSSG2_PR1_PDSP1_IRAM_SIZE,                /* prussPru1IramSize */
       CSL_PRU_ICSSG2_RAM_SLV_RAM_SIZE,                   /* prussSharedDramSize */
       CSL_PRU_ICSSG2_PR1_RTU0_PR1_RTU0_IRAM_RAM_SIZE,    /* prussRtu0IramSize */
       CSL_PRU_ICSSG2_PR1_RTU1_PR1_RTU1_IRAM_RAM_SIZE     /* prussRtu1IramSize */
    }
};

/* PRUICSS objects */
PRUICSS_V1_Object prussObjects[PRUICCSS_INSTANCE_MAX];

/* PRUICSS configuration structure */
PRUICSS_Config pruss_config[PRUICCSS_INSTANCE_MAX] = {
    {
        &prussObjects[0],
        &prussInitCfg[0]
    },
    {
        &prussObjects[1],
        &prussInitCfg[1]
    },
    {
        &prussObjects[2],
        &prussInitCfg[2]
    }
};