aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/boot')
-rw-r--r--arch/arm/boot/dts/dra76-evm.dts16
1 files changed, 8 insertions, 8 deletions
diff --git a/arch/arm/boot/dts/dra76-evm.dts b/arch/arm/boot/dts/dra76-evm.dts
index 216029d9595e..fa1585d99863 100644
--- a/arch/arm/boot/dts/dra76-evm.dts
+++ b/arch/arm/boot/dts/dra76-evm.dts
@@ -26,28 +26,28 @@
26 #size-cells = <2>; 26 #size-cells = <2>;
27 ranges; 27 ranges;
28 28
29 ipu2_cma_pool: ipu2_cma@95800000 { 29 ipu2_memory_region: ipu2-memory@95800000 {
30 compatible = "shared-dma-pool"; 30 compatible = "shared-dma-pool";
31 reg = <0x0 0x95800000 0x0 0x3800000>; 31 reg = <0x0 0x95800000 0x0 0x3800000>;
32 reusable; 32 reusable;
33 status = "okay"; 33 status = "okay";
34 }; 34 };
35 35
36 dsp1_cma_pool: dsp1_cma@99000000 { 36 dsp1_memory_region: dsp1-memory@99000000 {
37 compatible = "shared-dma-pool"; 37 compatible = "shared-dma-pool";
38 reg = <0x0 0x99000000 0x0 0x4000000>; 38 reg = <0x0 0x99000000 0x0 0x4000000>;
39 reusable; 39 reusable;
40 status = "okay"; 40 status = "okay";
41 }; 41 };
42 42
43 ipu1_cma_pool: ipu1_cma@9d000000 { 43 ipu1_memory_region: ipu1-memory@9d000000 {
44 compatible = "shared-dma-pool"; 44 compatible = "shared-dma-pool";
45 reg = <0x0 0x9d000000 0x0 0x2000000>; 45 reg = <0x0 0x9d000000 0x0 0x2000000>;
46 reusable; 46 reusable;
47 status = "okay"; 47 status = "okay";
48 }; 48 };
49 49
50 dsp2_cma_pool: dsp2_cma@9f000000 { 50 dsp2_memory_region: dsp2-memory@9f000000 {
51 compatible = "shared-dma-pool"; 51 compatible = "shared-dma-pool";
52 reg = <0x0 0x9f000000 0x0 0x800000>; 52 reg = <0x0 0x9f000000 0x0 0x800000>;
53 reusable; 53 reusable;
@@ -487,20 +487,20 @@
487 487
488&ipu2 { 488&ipu2 {
489 status = "okay"; 489 status = "okay";
490 memory-region = <&ipu2_cma_pool>; 490 memory-region = <&ipu2_memory_region>;
491}; 491};
492 492
493&ipu1 { 493&ipu1 {
494 status = "okay"; 494 status = "okay";
495 memory-region = <&ipu1_cma_pool>; 495 memory-region = <&ipu1_memory_region>;
496}; 496};
497 497
498&dsp1 { 498&dsp1 {
499 status = "okay"; 499 status = "okay";
500 memory-region = <&dsp1_cma_pool>; 500 memory-region = <&dsp1_memory_region>;
501}; 501};
502 502
503&dsp2 { 503&dsp2 {
504 status = "okay"; 504 status = "okay";
505 memory-region = <&dsp2_cma_pool>; 505 memory-region = <&dsp2_memory_region>;
506}; 506};