aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorVihang Parmar2019-08-27 13:32:57 -0500
committerVihang Parmar2019-08-27 13:32:57 -0500
commitb0eca8cdba6521abaa93dd1b355f5e904c699c49 (patch)
tree954bf56f4e487c888871519427fc2e67f0f8ca0d
parent43fca73c6a98c63fcb98f82af5bf83761778e005 (diff)
downloadservice-packs-b0eca8cdba6521abaa93dd1b355f5e904c699c49.tar.gz
service-packs-b0eca8cdba6521abaa93dd1b355f5e904c699c49.tar.xz
service-packs-b0eca8cdba6521abaa93dd1b355f5e904c699c49.zip
Updated WL8Q service pack to v1.7
Updated WL8 service pack to v4.4 Updated CC256xC service pack to v1.2 Updated CC256xB service pack to v1.8
-rw-r--r--ili/TIInit_12.10.28.ili5551
-rw-r--r--initscripts/TIInit_11.8.32.btsbin75439 -> 75447 bytes
-rw-r--r--initscripts/TIInit_12.10.28.btsbin19954 -> 20832 bytes
-rw-r--r--initscripts/TIInit_6.12.26.btsbin7884 -> 8078 bytes
-rw-r--r--initscripts/TIInit_6.7.16.btsbin12910 -> 12918 bytes
-rw-r--r--initscripts/initscripts-TIInit_6.12.26.btsbin7807 -> 8001 bytes
-rw-r--r--initscripts/initscripts-TIInit_6.7.16_bt_spec_4.1.btsbin11692 -> 11700 bytes
-rw-r--r--xml/TIInit_12.10.28.xml16721
8 files changed, 19153 insertions, 3119 deletions
diff --git a/ili/TIInit_12.10.28.ili b/ili/TIInit_12.10.28.ili
index 0550c1d..8da4580 100644
--- a/ili/TIInit_12.10.28.ili
+++ b/ili/TIInit_12.10.28.ili
@@ -2,6 +2,380 @@
2Version=1 2Version=1
3 3
4[FileID] 4[FileID]
5-110=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\sbc\sbc.c
6-109=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_06.c
7-108=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
8-107=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\Utils.h
9-106=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_dma.c
10-105=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
11-104=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_utils.c
12-103=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
13-102=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcf_technology.c
14-101=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_trx.c
15-100=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Mailbox\osa_mailbox.c
16-99=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\patches_shared\Diamond_TI_Q1.h
17-98=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
18-97=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_script_timing_calibration.c
19-96=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_04.c
20-95=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_stop.c
21-94=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
22-93=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_stop.c
23-92=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
24-91=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c
25-90=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\filters\avpr_plc.c
26-89=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_generate_random_number_calibration.c
27-88=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_14.c
28-87=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\wb_report_filter.c
29-86=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\IPC\osa_ipc_mailbox.c
30-85=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
31-84=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\TraceMsg.h
32-83=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\rate_convertor\avpr_8_16_convertor.c
33-82=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.h
34-81=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_clock_dependent_calc.c
35-80=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_02.c
36-79=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c
37-78=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c
38-77=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_protocol_utils.c
39-76=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
40-75=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\ble_upper_mac_interface.c
41-74=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_DRPB.c
42-73=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_BER_Meter.c
43-72=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
44-71=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_main.c
45-70=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_01.c
46-69=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_12.c
47-68=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\lps.c
48-67=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Include\SleepModes.h
49-66=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
50-65=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
51-64=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_hooks.c
52-63=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ifa_pole_calibration.c
53-62=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_11.c
54-61=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
55-60=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_pcmi_drv.c
56-59=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_coarse_open_loop_calibration.c
57-58=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dco_oslo_tank_tune_calibration.c
58-57=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_10.c
59-56=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
60-55=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
61-54=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\patches_shared\patches_shared_rom.c
62-53=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_config.c
63-52=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\six_wires_deep_sleep.c
64-51=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
65-50=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\fm\avpr_fm.c
66-49=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dc_calibration.c
67-48=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\include\phy_utils.h
68-47=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
69-46=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\utils\rf_sub_functions.c
70-45=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\diamond_post_patch.c
71-44=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.c
72-43=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_temperature_change.c
73-42=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_start.c
74-41=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_stop.c
75-40=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_upper_mac_sm.c
76-39=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
77-38=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
78-37=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
79-36=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ldo_calibration.c
80-35=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_TOP.c
81-34=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\cvsd\avpr_cvsd.c
82-33=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
83-32=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_kdco_calibration.c
84-31=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_activity_core.c
85-30=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
86-29=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_CLFdefs.h
87-28=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\control_path\avpr_upper_mac_interface.c
88-27=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_init.c
89-26=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\utils\phy_utils.c
90-25=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_sleep.c
91-24=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
92-23=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
93-22=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_09.c
94-21=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_connection.c
95-20=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
96-19=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RecoveryPage.c
97-18=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_2.c
98-17=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
99-16=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_PD_extract_calibration.c
100-15=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_08.c
101-14=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_search.c
102-13=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\nike_plus_activity.c
103-12=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
104-11=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
105-10=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
106-9=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Nike_plus\nike_plus_um_data_path.c
107-8=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Interrupts\osa_int_manager.c
108-7=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\timer_handler.c
109-6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_1.c
110-5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_07.c
111-4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_start.c
112-3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
113-2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h
114-1=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
1151=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
1162=Palau_deep_sleep.c
1173=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
1184=int.c
1195=inthndlr.c
1206=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\Trace.c
1217=osa_buf_task.c
1228=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c
12310=intcntrl.c
12411=app.c
12512=HCI_Transport.c
12614=armio.c
12715=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\DMA\Dma.c
12816=sdio.c
12917=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\Uart_Hci.c
13018=Uart_DEBUG.c
13119=Avpr_trace.c
13225=rxstop.c
13326=correl.c
13427=schedule.c
13529=fh.c
13630=BTClk.c
13732=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
13833=Int_Drv.c
13934=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\drpb.c
14035=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
14136=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\utils.c
14237=dbg.c
14338=Drp.c
14439=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Init.c
14540=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
14641=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
14742=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Page.c
14843=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
14944=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Utils.c
15045=BasebandScripts.c
15146=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Main.c
15247=Data_LMP.c
15348=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Windy.c
15449=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
15550=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
15651=timers_op.c
15752=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
15853=acl_clk_offset.c
15954=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c
16055=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_detach.c
16156=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
16257=acl_features.c
16358=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_hold.c
16459=acl_key_exchange.c
16560=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_name.c
16661=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_pairing.c
16762=acl_pkt_types.c
16863=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff_Subrate.c
16964=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c
17065=acl_version.c
17166=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
17267=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c
17368=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
17469=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
17570=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvhci.c
17671=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
17772=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
17873=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c
17974=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c
18075=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
18176=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcievts.c
18277=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
18378=e_func.c
18479=acl_paging.c
18580=acl_link_super.c
18681=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
18782=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c
18883=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_cqddr.c
18984=acl_sniff_sbr.c
19085=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
19186=acl_park.c
19287=Abort.c
19388=RfInterface.c
19489=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c
19590=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Inquiry.c
19691=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
19792=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
19893=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
19994=Timers.c
20095=HCIPPcmd_part_1.c
20196=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPevt.c
20297=gou.c
20398=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c
20499=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
205100=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
206101=PatchTrap.c
207102=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c
208103=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
209104=composer.c
210105=lsl.c
211106=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_qos.c
212107=acl_power_ctrl.c
213108=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
214109=acl_timing.c
215110=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
216111=lci.c
217112=txacl.c
218113=rxacl.c
219114=parser.c
220115=encryp.c
221116=logger.c
222117=LC_Park.c
223118=app.c
224119=reg_bits_util.c
225120=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf_debug.c
226121=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c
227122=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcievt.c
228123=LC_LPS.c
229124=LC_Broadcast.c
230125=hci_api.c
231126=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SelfTest.c
232127=i2c_driver.c
233128=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
234129=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_manager.c
235130=IntManager.c
236131=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
237132=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c
238133=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
239134=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c
240135=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Piconizer.c
241136=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c
242137=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
243138=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ErrorStatistics.c
244139=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
245141=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
246142=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
247143=STM_Engine.c
248144=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Gemini.c
249145=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
250146=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIT\HCI_SCO_Transport.c
251147=Lc_Sniff_Subrate.c
252148=random.c
253149=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c
254150=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
255151=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
256152=HCIPPcmd_part_2.c
257153=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\HostInterface.c
258154=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
259155=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\UART_Protocol_detection\UART_Protocol_detection.c
260156=acl_ptt.c
261157=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
262158=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\transport_detection\Transport_Detection.c
263159=HCIPPcmd_part_3.c
264160=hifcrcv.c
265161=hifcsnd.c
266162=hifd.c
267163=lmrcvhif.c
268164=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
269165=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\um2lm.c
270166=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lm2um.c
271167=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_main.c
272168=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
273169=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
274170=main.c
275171=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
276172=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c
277173=lower mac advertise.c
278174=top mailbox.c
279175=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_activity.c
280176=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
281177=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
282178=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c
283179=gps_shared_interface.c
284180=arm7_a3dp.c
285181=connection_activity.c
286182=ipc_mailbox.c
287184=cross_platform_init_code.c
288185=pll_sharing.c
289186=top_config.c
290187=top_config_cross_platform.c
291188=top_prcm_cross_platform.c
292189=top_config_hcippcmd.c
293190=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\mailbox\internal\top_mailbox.c
294191=top.c
295192=LC_Recovery_Page.c
296193=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lm_auto_recovery.c
297194=LC_Recovery_PageScan.c
298195=ipc_queue.c
299196=avpr_lower_mac_interface.c
300197=top_interrupts.c
301198=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\internal\top_semaphores.c
302199=top_pinmux.c
303200=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c
304220=nfc_activity.c
305221=HCIPPcmd_2.c
306222=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\Gemini_wlan_coex.c
307223=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_greedy_collection.c
308224=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso18092.c
309225=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep.c
310226=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
311227=nfc_nfca_technology.c
312228=nfc_nfcb_technology.c
313229=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
314230=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Collision_Avoidence\nfc_rf_collision_avoidance.c
315231=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
316232=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
317233=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
318234=nfc_tag1_platform_activity.c
319235=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
320236=nfc_RF_FPGA.c
321237=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c
322238=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
323239=nfc_iso_dep_activity.c
324240=nfc_nfcf_technology.c
325241=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep.c
326242=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_ce.c
327243=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_rw.c
328244=nfc_dep_activity.c
329245=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
330246=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
331247=nfc_wi_technology.c
332248=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_ce.c
333249=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
334250=nfc_stack_manager.c
335251=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_swp_hw.c
336252=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
337253=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
338254=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_utils.c
339255=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
340256=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
341257=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
342258=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
343259=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_admin_gate.c
344260=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_controller.c
345261=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
346262=nfc_hci_id_management_gate.c
347263=nfc_hci_loopback_gate.c
348264=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_management_gate.c
349265=nfc_hci_pipes.c
350266=nfc_hci_reader_gate.c
351267=nfc_hci_se_gate.c
352268=nfc_hci_clf_control_gate.c
353269=nfc_hci_wi_gate.c
354270=nfc_hci_emulation_gate.c
355271=phy_if.c
356272=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
357273=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
358274=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
359275=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_send.c
360276=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_vs.c
361277=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
362278=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
363279=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
364280=LLR_General.C
365281=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
366282=nfc_rf_statistics.c
367283=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
368284=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_listen.c
369285=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
370286=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
371287=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c
372288=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
373289=nfc_RF_NERD.c
374290=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_data_exchange_defs.c
375291=nfc_hooks.c
376292=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
377293=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Nike_plus\nike_plus_scan.c
378294=nfc_patches.c
5 379
6[MsgID] 380[MsgID]
71=%d message(s) was(were) dropped (UART Debug was full) 3811=%d message(s) was(were) dropped (UART Debug was full)
@@ -1296,12 +1670,7 @@ Version=1
12961448=LC_PICONIZER - freed network clock %d 16701448=LC_PICONIZER - freed network clock %d
12971450=patch info lsto: handle %d, is_role_master %d, lsto %d, bd 0x%x 16711450=patch info lsto: handle %d, is_role_master %d, lsto %d, bd 0x%x
12981451=patch info timing offsets: L %d.%d, N1 %d.%d 16721451=patch info timing offsets: L %d.%d, N1 %d.%d
12991452=patch info LMP: handle %d, opcode %d, ext %d, p_data 0x%x
13001453=patch info LMP2: local_trans %d, state %d, peer_trans %d, state %d
13011454=patch info AUTH au_rand received: is_new_link_key %d, is_secure_conn %d, authentication_role %d, link_key_present %d
13021455=patch_acl_perform_authentication patch_trans_id: %d, ROM trans_id: %d 16731455=patch_acl_perform_authentication patch_trans_id: %d, ROM trans_id: %d
13031456=patch info AUTH sres received: is_new_link_key %d, is_secure_conn %d, authentication_role %d, link_key_present %d
13041460=host enabled PCM clock exstension
13051468=hook_internal_set_pcm_clock_mode 0x%x, %d 16741468=hook_internal_set_pcm_clock_mode 0x%x, %d
13061477=Foundation Version of Patch Package: %d.0.%d 16751477=Foundation Version of Patch Package: %d.0.%d
13071478=Package ID: P%d.%d 16761478=Package ID: P%d.%d
@@ -2518,7 +2887,7 @@ Version=1
25183040=AVPR Memory Manage Fault Address=0x%.04X%.04X 28873040=AVPR Memory Manage Fault Address=0x%.04X%.04X
25193041=AVPR Cortex Hard Fault Execption: Program Counter=0x%.04X%.04X 28883041=AVPR Cortex Hard Fault Execption: Program Counter=0x%.04X%.04X
25203042=AVPR hook is working 28893042=AVPR hook is working
25213043=AVPR New hooks system works (%u) 28903043=AVPR New hook system works (%u)
25223044=AVPR Hooks attach error - NUMBER_OF_USED_HOOKS must be increased 28913044=AVPR Hooks attach error - NUMBER_OF_USED_HOOKS must be increased
25233045=AVPR Foundation Version of Patch Package: %d.0.%d 28923045=AVPR Foundation Version of Patch Package: %d.0.%d
25243046=AVPR Package ID: P%d.%d 28933046=AVPR Package ID: P%d.%d
@@ -3322,4969 +3691,4977 @@ Version=1
3322 3691
3323[MsgPos] 3692[MsgPos]
3324Line6=300 3693Line6=300
3325Path6=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPevt.c 3694Path6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPevt.c
3326Line7=428 3695Line7=428
3327Path7=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 3696Path7=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
3328Line8=770 3697Line8=770
3329Path8=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 3698Path8=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
3330Line10=2029 3699Line10=2029
3331Path10=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 3700Path10=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
3332Line11=881 3701Line11=881
3333Path11=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 3702Path11=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
3334Line12=1840 3703Line12=1840
3335Path12=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 3704Path12=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
3336Line13=1652 3705Line13=1652
3337Path13=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 3706Path13=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
3338Line14=999 3707Line14=999
3339Path14=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3708Path14=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3340Line15=1010 3709Line15=1010
3341Path15=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3710Path15=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3342Line16=1021 3711Line16=1021
3343Path16=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3712Path16=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3344Line17=1032 3713Line17=1032
3345Path17=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3714Path17=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3346Line18=1060 3715Line18=1060
3347Path18=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3716Path18=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3348Line20=538 3717Line20=538
3349Path20=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3718Path20=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3350Line20.2=580 3719Line20.2=580
3351Path20.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3720Path20.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3352Line20.3=1608 3721Line20.3=1658
3353Path20.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 3722Path20.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
3354Line21=3714 3723Line21=3714
3355Path21=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 3724Path21=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
3356Line23=494 3725Line23=494
3357Path23=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3726Path23=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3358Line24=530 3727Line24=530
3359Path24=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3728Path24=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3360Line25=568 3729Line25=568
3361Path25=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3730Path25=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3362Line26=673 3731Line26=673
3363Path26=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3732Path26=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3364Line27=2256 3733Line27=2256
3365Path27=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 3734Path27=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
3366Line28=2186 3735Line28=2186
3367Path28=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 3736Path28=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
3368Line28.2=1213 3737Line28.2=1213
3369Path28.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c 3738Path28.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
3370Line29=1005 3739Line29=1005
3371Path29=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3740Path29=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3372Line29.2=1016 3741Line29.2=1016
3373Path29.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3742Path29.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3374Line29.3=1027 3743Line29.3=1027
3375Path29.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3744Path29.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3376Line29.4=1038 3745Line29.4=1038
3377Path29.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3746Path29.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3378Line29.5=1217 3747Line29.5=1217
3379Path29.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3748Path29.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3380Line30=311 3749Line30=311
3381Path30=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3750Path30=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3382Line31=3399 3751Line31=3399
3383Path31=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 3752Path31=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
3384Line32=370 3753Line32=370
3385Path32=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3754Path32=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3386Line33=493 3755Line33=493
3387Path33=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3756Path33=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3388Line34=133 3757Line34=133
3389Path34=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf_debug.c 3758Path34=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf_debug.c
3390Line35=971 3759Line35=971
3391Path35=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3760Path35=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3392Line36=1004 3761Line36=1004
3393Path36=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3762Path36=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3394Line36.2=1015 3763Line36.2=1015
3395Path36.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3764Path36.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3396Line36.3=1026 3765Line36.3=1026
3397Path36.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3766Path36.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3398Line36.4=1037 3767Line36.4=1037
3399Path36.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3768Path36.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3400Line36.5=1216 3769Line36.5=1216
3401Path36.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 3770Path36.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
3402Line41=450 3771Line41=450
3403Path41=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 3772Path41=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
3404Line42=465 3773Line42=465
3405Path42=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 3774Path42=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
3406Line43=365 3775Line43=365
3407Path43=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 3776Path43=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
3408Line72=529 3777Line72=529
3409Path72=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvhci.c 3778Path72=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvhci.c
3410Line74=340 3779Line74=340
3411Path74=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c 3780Path74=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c
3412Line75=425 3781Line75=425
3413Path75=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 3782Path75=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
3414Line76=853 3783Line76=853
3415Path76=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 3784Path76=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
3416Line77=2661 3785Line77=2661
3417Path77=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 3786Path77=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
3418Line78=2693 3787Line78=2693
3419Path78=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 3788Path78=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
3420Line80=1972 3789Line80=1972
3421Path80=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c 3790Path80=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
3422Line81=163 3791Line81=163
3423Path81=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c 3792Path81=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c
3424Line82=335 3793Line82=335
3425Path82=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c 3794Path82=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c
3426Line82.2=441 3795Line82.2=441
3427Path82.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c 3796Path82.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c
3428Line83=3451 3797Line83=3451
3429Path83=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 3798Path83=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
3430Line84=753 3799Line84=753
3431Path84=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 3800Path84=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
3432Line85=2373 3801Line85=2373
3433Path85=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 3802Path85=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
3434Line86=212 3803Line86=212
3435Path86=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c 3804Path86=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c
3436Line87=1254 3805Line87=1254
3437Path87=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 3806Path87=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
3438Line88=353 3807Line88=353
3439Path88=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c 3808Path88=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
3440Line89=457 3809Line89=457
3441Path89=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c 3810Path89=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
3442Line90=889 3811Line90=889
3443Path90=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c 3812Path90=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
3444Line91=118 3813Line91=118
3445Path91=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Piconizer.c 3814Path91=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Piconizer.c
3446Line92=577 3815Line92=577
3447Path92=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_qos.c 3816Path92=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_qos.c
3448Line93=632 3817Line93=632
3449Path93=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 3818Path93=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
3450Line96=498 3819Line96=498
3451Path96=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 3820Path96=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
3452Line99=827 3821Line99=827
3453Path99=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c 3822Path99=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c
3454Line100=519 3823Line100=519
3455Path100=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c 3824Path100=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
3456Line100.2=1378 3825Line100.2=1378
3457Path100.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c 3826Path100.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
3458Line101=1390 3827Line101=1390
3459Path101=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 3828Path101=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
3460Line102=1469 3829Line102=1469
3461Path102=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 3830Path102=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
3462Line103=1491 3831Line103=1491
3463Path103=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 3832Path103=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
3464Line104=1637 3833Line104=1637
3465Path104=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 3834Path104=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
3466Line106=434 3835Line106=434
3467Path106=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c 3836Path106=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
3468Line107=431 3837Line107=431
3469Path107=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c 3838Path107=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
3470Line108=393 3839Line108=393
3471Path108=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 3840Path108=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
3472Line109=394 3841Line109=394
3473Path109=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 3842Path109=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
3474Line110=552 3843Line110=552
3475Path110=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 3844Path110=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
3476Line112=3410 3845Line112=3410
3477Path112=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 3846Path112=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
3478Line113=937 3847Line113=937
3479Path113=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c 3848Path113=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
3480Line114=1240 3849Line114=1240
3481Path114=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c 3850Path114=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
3482Line115=2338 3851Line115=2338
3483Path115=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 3852Path115=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
3484Line116=320 3853Line116=320
3485Path116=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c 3854Path116=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
3486Line126=596 3855Line126=596
3487Path126=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c 3856Path126=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c
3488Line127=392 3857Line127=392
3489Path127=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 3858Path127=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
3490Line131=763 3859Line131=763
3491Path131=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 3860Path131=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
3492Line138=304 3861Line138=304
3493Path138=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\um2lm.c 3862Path138=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\um2lm.c
3494Line140=855 3863Line140=855
3495Path140=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Page.c 3864Path140=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Page.c
3496Line141=245 3865Line141=245
3497Path141=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RecoveryPage.c 3866Path141=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RecoveryPage.c
3498Line166=1034 3867Line166=1034
3499Path166=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 3868Path166=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
3500Line181=1100 3869Line181=1100
3501Path181=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Init.c 3870Path181=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Init.c
3502Line182=1064 3871Line182=1064
3503Path182=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Init.c 3872Path182=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Init.c
3504Line189=1046 3873Line189=1046
3505Path189=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Init.c 3874Path189=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Init.c
3506Line190=1055 3875Line190=1055
3507Path190=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Init.c 3876Path190=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Init.c
3508Line191=854 3877Line191=509
3509Path191=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 3878Path191=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3510Line191.2=509 3879Line191.2=854
3511Path191.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 3880Path191.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3512Line193=853 3881Line193=508
3513Path193=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 3882Path193=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3514Line193.2=508 3883Line193.2=853
3515Path193.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 3884Path193.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3516Line240=452 3885Line240=452
3517Path240=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c 3886Path240=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
3518Line241=290 3887Line241=290
3519Path241=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 3888Path241=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
3520Line242=267 3889Line242=267
3521Path242=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 3890Path242=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
3522Line243=226 3891Line243=226
3523Path243=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 3892Path243=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
3524Line244=165 3893Line244=165
3525Path244=M:\Omri_WPAN_45nm_FW_4_SP\ti\patches_shared\patches_shared_rom.c 3894Path244=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\patches_shared\patches_shared_rom.c
3526Line245=220 3895Line245=220
3527Path245=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 3896Path245=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
3528Line247=230 3897Line247=230
3529Path247=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 3898Path247=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
3530Line248=235 3899Line248=235
3531Path248=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 3900Path248=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
3532Line249=298 3901Line249=298
3533Path249=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 3902Path249=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
3534Line250=751 3903Line250=751
3535Path250=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c 3904Path250=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c
3536Line252=222 3905Line252=222
3537Path252=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 3906Path252=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
3538Line253=218 3907Line253=218
3539Path253=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 3908Path253=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
3540Line254=242 3909Line254=242
3541Path254=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 3910Path254=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
3542Line255=247 3911Line255=247
3543Path255=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 3912Path255=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
3544Line256=387 3913Line256=387
3545Path256=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Gemini.c 3914Path256=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Gemini.c
3546Line257=709 3915Line257=709
3547Path257=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcievt.c 3916Path257=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcievt.c
3548Line258=973 3917Line258=973
3549Path258=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c 3918Path258=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
3550Line259=799 3919Line259=799
3551Path259=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcievt.c 3920Path259=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcievt.c
3552Line261=198 3921Line261=198
3553Path261=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c 3922Path261=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c
3554Line263=230 3923Line263=230
3555Path263=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c 3924Path263=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c
3556Line264=242 3925Line264=242
3557Path264=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c 3926Path264=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c
3558Line268=437 3927Line268=437
3559Path268=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c 3928Path268=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c
3560Line271=1837 3929Line271=1837
3561Path271=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 3930Path271=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
3562Line275=972 3931Line275=972
3563Path275=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c 3932Path275=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
3564Line276=984 3933Line276=984
3565Path276=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c 3934Path276=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
3566Line277=1017 3935Line277=1017
3567Path277=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c 3936Path277=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
3568Line278=1035 3937Line278=1035
3569Path278=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c 3938Path278=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
3570Line280=1042 3939Line280=1042
3571Path280=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c 3940Path280=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
3572Line283=139 3941Line283=139
3573Path283=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_manager.c 3942Path283=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_manager.c
3574Line288=2615 3943Line288=2615
3575Path288=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 3944Path288=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
3576Line291=856 3945Line291=856
3577Path291=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 3946Path291=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
3578Line292=859 3947Line292=514
3579Path292=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 3948Path292=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3580Line292.2=514 3949Line292.2=859
3581Path292.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 3950Path292.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3582Line297=466 3951Line297=466
3583Path297=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c 3952Path297=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
3584Line299=2112 3953Line299=2112
3585Path299=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 3954Path299=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
3586Line300=345 3955Line300=345
3587Path300=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SelfTest.c 3956Path300=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SelfTest.c
3588Line304=364 3957Line304=364
3589Path304=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c 3958Path304=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
3590Line309=471 3959Line309=471
3591Path309=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c 3960Path309=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
3592Line310=493 3961Line310=493
3593Path310=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c 3962Path310=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
3594Line311=610 3963Line311=610
3595Path311=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c 3964Path311=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
3596Line312=629 3965Line312=629
3597Path312=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c 3966Path312=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
3598Line313=1449 3967Line313=1449
3599Path313=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 3968Path313=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
3600Line317=1597 3969Line317=1597
3601Path317=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c 3970Path317=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
3602Line320=282 3971Line320=282
3603Path320=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c 3972Path320=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
3604Line321=471 3973Line321=471
3605Path321=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c 3974Path321=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
3606Line322=330 3975Line322=330
3607Path322=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c 3976Path322=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
3608Line324=358 3977Line324=358
3609Path324=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c 3978Path324=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
3610Line325=389 3979Line325=389
3611Path325=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c 3980Path325=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
3612Line332=900 3981Line332=900
3613Path332=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c 3982Path332=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c
3614Line333=707 3983Line333=707
3615Path333=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_utils.c 3984Path333=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_utils.c
3616Line335=1425 3985Line335=1029
3617Path335=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 3986Path335=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3618Line335.2=1029 3987Line335.2=1425
3619Path335.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 3988Path335.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3620Line339=95 3989Line339=95
3621Path339=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c 3990Path339=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c
3622Line341=1882 3991Line341=1882
3623Path341=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 3992Path341=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
3624Line342=132 3993Line342=132
3625Path342=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c 3994Path342=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c
3626Line350=240 3995Line350=240
3627Path350=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c 3996Path350=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c
3628Line351=219 3997Line351=219
3629Path351=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c 3998Path351=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c
3630Line352=229 3999Line352=229
3631Path352=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c 4000Path352=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c
3632Line353=233 4001Line353=233
3633Path353=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c 4002Path353=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\fm_shared_interface.c
3634Line354=95 4003Line354=95
3635Path354=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Piconizer.c 4004Path354=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Piconizer.c
3636Line355=398 4005Line355=398
3637Path355=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 4006Path355=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
3638Line356=414 4007Line356=414
3639Path356=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 4008Path356=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
3640Line366=724 4009Line366=724
3641Path366=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c 4010Path366=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
3642Line367=784 4011Line367=784
3643Path367=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c 4012Path367=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
3644Line368=321 4013Line368=321
3645Path368=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SelfTest.c 4014Path368=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SelfTest.c
3646Line374=855 4015Line374=510
3647Path374=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4016Path374=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3648Line374.2=510 4017Line374.2=855
3649Path374.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4018Path374.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3650Line378=105 4019Line378=105
3651Path378=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c 4020Path378=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
3652Line379=322 4021Line379=322
3653Path379=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c 4022Path379=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
3654Line380=404 4023Line380=404
3655Path380=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c 4024Path380=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
3656Line382=317 4025Line382=317
3657Path382=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c 4026Path382=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
3658Line383=1037 4027Line383=1037
3659Path383=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c 4028Path383=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
3660Line385=191 4029Line385=191
3661Path385=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 4030Path385=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
3662Line391=908 4031Line391=908
3663Path391=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4032Path391=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3664Line392=912 4033Line392=912
3665Path392=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4034Path392=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3666Line393=1925 4035Line393=1925
3667Path393=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 4036Path393=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
3668Line393.2=447 4037Line393.2=447
3669Path393.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c 4038Path393.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c
3670Line394=512 4039Line394=512
3671Path394=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Utils.c 4040Path394=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Utils.c
3672Line395=3137 4041Line395=3137
3673Path395=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 4042Path395=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
3674Line396=1492 4043Line396=1492
3675Path396=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c 4044Path396=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c
3676Line397=1545 4045Line397=1545
3677Path397=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c 4046Path397=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c
3678Line398=311 4047Line398=311
3679Path398=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c 4048Path398=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
3680Line398.2=648 4049Line398.2=648
3681Path398.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c 4050Path398.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
3682Line406=1369 4051Line406=976
3683Path406=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4052Path406=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3684Line406.2=976 4053Line406.2=1369
3685Path406.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4054Path406.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3686Line407=1861 4055Line407=1861
3687Path407=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 4056Path407=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
3688Line408=1524 4057Line408=1524
3689Path408=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 4058Path408=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
3690Line409=244 4059Line409=244
3691Path409=M:\Omri_WPAN_45nm_FW_4_SP\ti\Include\SleepModes.h 4060Path409=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Include\SleepModes.h
3692Line411=114 4061Line411=114
3693Path411=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c 4062Path411=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
3694Line412=150 4063Line412=150
3695Path412=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c 4064Path412=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
3696Line414=961 4065Line414=961
3697Path414=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c 4066Path414=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
3698Line415=57 4067Line415=57
3699Path415=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_manager.c 4068Path415=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_manager.c
3700Line416=166 4069Line416=166
3701Path416=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_manager.c 4070Path416=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_manager.c
3702Line417=350 4071Line417=350
3703Path417=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\six_wires_deep_sleep.c 4072Path417=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\six_wires_deep_sleep.c
3704Line419=1383 4073Line419=1383
3705Path419=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 4074Path419=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
3706Line421=862 4075Line421=517
3707Path421=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4076Path421=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3708Line421.2=517 4077Line421.2=862
3709Path421.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4078Path421.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3710Line422=114 4079Line422=114
3711Path422=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Piconizer.c 4080Path422=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Piconizer.c
3712Line423=90 4081Line423=90
3713Path423=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Piconizer.c 4082Path423=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Piconizer.c
3714Line424=139 4083Line424=139
3715Path424=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c 4084Path424=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\utils.c
3716Line426=3552 4085Line426=3552
3717Path426=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 4086Path426=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
3718Line427=1032 4087Line427=1032
3719Path427=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c 4088Path427=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
3720Line429=328 4089Line429=328
3721Path429=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_BER_Meter.c 4090Path429=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_BER_Meter.c
3722Line430=1999 4091Line430=1999
3723Path430=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 4092Path430=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
3724Line431=1057 4093Line431=1057
3725Path431=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c 4094Path431=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
3726Line432=899 4095Line432=899
3727Path432=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4096Path432=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3728Line433=389 4097Line433=389
3729Path433=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\HostInterface.c 4098Path433=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\HostInterface.c
3730Line434=903 4099Line434=903
3731Path434=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4100Path434=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3732Line435=676 4101Line435=676
3733Path435=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c 4102Path435=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
3734Line436=677 4103Line436=677
3735Path436=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c 4104Path436=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
3736Line437=678 4105Line437=678
3737Path437=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c 4106Path437=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
3738Line438=233 4107Line438=233
3739Path438=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c 4108Path438=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
3740Line439=234 4109Line439=234
3741Path439=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c 4110Path439=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
3742Line440=235 4111Line440=235
3743Path440=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c 4112Path440=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
3744Line441=1295 4113Line441=1295
3745Path441=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c 4114Path441=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c
3746Line443=543 4115Line443=543
3747Path443=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Interrupts\osa_int_manager.c 4116Path443=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Interrupts\osa_int_manager.c
3748Line444=967 4117Line444=967
3749Path444=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 4118Path444=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
3750Line446=275 4119Line446=275
3751Path446=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\HostInterface.c 4120Path446=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\HostInterface.c
3752Line446.2=282 4121Line446.2=282
3753Path446.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\HostInterface.c 4122Path446.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\HostInterface.c
3754Line447=236 4123Line447=236
3755Path447=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff_Subrate.c 4124Path447=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff_Subrate.c
3756Line454=852 4125Line454=507
3757Path454=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4126Path454=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3758Line454.2=507 4127Line454.2=852
3759Path454.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4128Path454.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3760Line456=169 4129Line456=169
3761Path456=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c 4130Path456=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c
3762Line457=884 4131Line457=539
3763Path457=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4132Path457=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3764Line457.2=539 4133Line457.2=884
3765Path457.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4134Path457.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3766Line461=889 4135Line461=544
3767Path461=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4136Path461=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3768Line461.2=544 4137Line461.2=889
3769Path461.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4138Path461.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3770Line463=468 4139Line463=468
3771Path463=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c 4140Path463=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
3772Line464=116 4141Line464=116
3773Path464=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c 4142Path464=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
3774Line467=484 4143Line467=484
3775Path467=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c 4144Path467=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
3776Line468=1002 4145Line468=1002
3777Path468=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c 4146Path468=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
3778Line469=1133 4147Line469=1133
3779Path469=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c 4148Path469=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
3780Line470=1175 4149Line470=1175
3781Path470=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c 4150Path470=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
3782Line471=1262 4151Line471=1262
3783Path471=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c 4152Path471=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
3784Line472=1294 4153Line472=1294
3785Path472=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c 4154Path472=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
3786Line473=440 4155Line473=440
3787Path473=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c 4156Path473=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
3788Line474=796 4157Line474=796
3789Path474=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c 4158Path474=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
3790Line475=890 4159Line475=890
3791Path475=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c 4160Path475=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
3792Line476=864 4161Line476=519
3793Path476=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4162Path476=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3794Line476.2=519 4163Line476.2=864
3795Path476.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4164Path476.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3796Line478=1261 4165Line478=1261
3797Path478=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c 4166Path478=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\utils.c
3798Line479=580 4167Line479=580
3799Path479=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\Utils.h 4168Path479=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\Utils.h
3800Line481=748 4169Line481=748
3801Path481=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c 4170Path481=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
3802Line482=824 4171Line482=824
3803Path482=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c 4172Path482=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
3804Line485=371 4173Line485=371
3805Path485=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 4174Path485=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
3806Line486=391 4175Line486=391
3807Path486=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 4176Path486=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
3808Line487=1115 4177Line487=1115
3809Path487=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c 4178Path487=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
3810Line488=156 4179Line488=156
3811Path488=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SelfTest.c 4180Path488=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SelfTest.c
3812Line491=164 4181Line491=164
3813Path491=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SelfTest.c 4182Path491=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SelfTest.c
3814Line493=1168 4183Line493=1168
3815Path493=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 4184Path493=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
3816Line493.2=446 4185Line493.2=446
3817Path493.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c 4186Path493.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c
3818Line494=518 4187Line494=518
3819Path494=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Utils.c 4188Path494=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Utils.c
3820Line495=288 4189Line495=288
3821Path495=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Windy.c 4190Path495=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Windy.c
3822Line497=2726 4191Line497=2726
3823Path497=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvhci.c 4192Path497=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvhci.c
3824Line498=3144 4193Line498=3144
3825Path498=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 4194Path498=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
3826Line499=3157 4195Line499=3157
3827Path499=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 4196Path499=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
3828Line500=165 4197Line500=165
3829Path500=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c 4198Path500=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c
3830Line501=1316 4199Line501=1316
3831Path501=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c 4200Path501=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c
3832Line502=3987 4201Line502=3987
3833Path502=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 4202Path502=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
3834Line504=691 4203Line504=691
3835Path504=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c 4204Path504=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
3836Line505=883 4205Line505=538
3837Path505=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4206Path505=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3838Line505.2=538 4207Line505.2=883
3839Path505.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4208Path505.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3840Line506=874 4209Line506=529
3841Path506=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4210Path506=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3842Line506.2=529 4211Line506.2=874
3843Path506.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4212Path506.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3844Line507=882 4213Line507=537
3845Path507=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4214Path507=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3846Line507.2=537 4215Line507.2=882
3847Path507.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4216Path507.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3848Line508=872 4217Line508=527
3849Path508=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4218Path508=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3850Line508.2=879 4219Line508.2=534
3851Path508.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4220Path508.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3852Line508.3=527 4221Line508.3=872
3853Path508.3=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4222Path508.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3854Line508.4=534 4223Line508.4=879
3855Path508.4=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4224Path508.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3856Line509=873 4225Line509=528
3857Path509=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4226Path509=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3858Line509.2=528 4227Line509.2=873
3859Path509.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4228Path509.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3860Line510=503 4229Line510=503
3861Path510=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 4230Path510=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
3862Line512=1879 4231Line512=1879
3863Path512=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 4232Path512=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
3864Line513=1272 4233Line513=1272
3865Path513=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c 4234Path513=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\utils.c
3866Line514=581 4235Line514=581
3867Path514=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\Utils.h 4236Path514=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\Utils.h
3868Line514.2=584 4237Line514.2=584
3869Path514.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\Utils.h 4238Path514.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\Utils.h
3870Line515=2434 4239Line515=2434
3871Path515=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c 4240Path515=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c
3872Line516=338 4241Line516=338
3873Path516=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c 4242Path516=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
3874Line517=1354 4243Line517=1354
3875Path517=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c 4244Path517=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
3876Line518=1464 4245Line518=1464
3877Path518=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c 4246Path518=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
3878Line519=197 4247Line519=197
3879Path519=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c 4248Path519=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
3880Line520=520 4249Line520=520
3881Path520=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4250Path520=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3882Line520.2=528 4251Line520.2=528
3883Path520.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4252Path520.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3884Line521=1119 4253Line521=1119
3885Path521=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Inquiry.c 4254Path521=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Inquiry.c
3886Line522=669 4255Line522=669
3887Path522=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c 4256Path522=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
3888Line523=934 4257Line523=934
3889Path523=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c 4258Path523=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
3890Line524=961 4259Line524=961
3891Path524=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c 4260Path524=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
3892Line525=111 4261Line525=111
3893Path525=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_manager.c 4262Path525=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_manager.c
3894Line526=986 4263Line526=986
3895Path526=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c 4264Path526=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
3896Line527=1001 4265Line527=1001
3897Path527=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RecoveryPage.c 4266Path527=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RecoveryPage.c
3898Line528=1348 4267Line528=955
3899Path528=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4268Path528=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3900Line528.2=1360 4269Line528.2=967
3901Path528.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4270Path528.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3902Line528.3=955 4271Line528.3=1348
3903Path528.3=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4272Path528.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3904Line528.4=967 4273Line528.4=1360
3905Path528.4=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4274Path528.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3906Line529=878 4275Line529=533
3907Path529=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4276Path529=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3908Line529.2=533 4277Line529.2=878
3909Path529.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4278Path529.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3910Line530=894 4279Line530=549
3911Path530=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4280Path530=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
3912Line530.2=549 4281Line530.2=894
3913Path530.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4282Path530.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
3914Line531=2924 4283Line531=2924
3915Path531=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 4284Path531=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
3916Line535=375 4285Line535=375
3917Path535=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 4286Path535=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
3918Line536=395 4287Line536=395
3919Path536=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 4288Path536=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
3920Line537=416 4289Line537=416
3921Path537=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 4290Path537=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
3922Line538=389 4291Line538=389
3923Path538=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c 4292Path538=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
3924Line539=418 4293Line539=418
3925Path539=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 4294Path539=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
3926Line540=423 4295Line540=423
3927Path540=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 4296Path540=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
3928Line541=425 4297Line541=425
3929Path541=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 4298Path541=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
3930Line545=448 4299Line545=448
3931Path545=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c 4300Path545=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
3932Line546=432 4301Line546=432
3933Path546=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 4302Path546=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
3934Line548=2677 4303Line548=2677
3935Path548=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 4304Path548=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
3936Line550=2965 4305Line550=2965
3937Path550=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 4306Path550=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
3938Line551=3377 4307Line551=3377
3939Path551=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 4308Path551=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
3940Line552=1991 4309Line552=1991
3941Path552=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 4310Path552=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
3942Line552.2=448 4311Line552.2=448
3943Path552.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c 4312Path552.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c
3944Line553=1992 4313Line553=1992
3945Path553=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 4314Path553=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
3946Line553.2=449 4315Line553.2=449
3947Path553.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c 4316Path553.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c
3948Line554=1993 4317Line554=1993
3949Path554=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 4318Path554=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
3950Line554.2=450 4319Line554.2=450
3951Path554.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c 4320Path554.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c
3952Line555=1994 4321Line555=1994
3953Path555=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 4322Path555=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
3954Line555.2=451 4323Line555.2=451
3955Path555.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c 4324Path555.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_test.c
3956Line557=518 4325Line557=518
3957Path557=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c 4326Path557=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c
3958Line559=162 4327Line559=162
3959Path559=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c 4328Path559=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
3960Line567=148 4329Line567=148
3961Path567=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 4330Path567=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
3962Line569=594 4331Line569=594
3963Path569=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c 4332Path569=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
3964Line572=601 4333Line572=601
3965Path572=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c 4334Path572=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
3966Line572.2=640 4335Line572.2=640
3967Path572.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c 4336Path572.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
3968Line575=1038 4337Line575=1038
3969Path575=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c 4338Path575=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
3970Line576=1176 4339Line576=1176
3971Path576=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c 4340Path576=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
3972Line576.2=1199 4341Line576.2=1199
3973Path576.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c 4342Path576.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
3974Line576.3=1225 4343Line576.3=1225
3975Path576.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c 4344Path576.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
3976Line577=1756 4345Line577=1756
3977Path577=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 4346Path577=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
3978Line578=1887 4347Line578=1887
3979Path578=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 4348Path578=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
3980Line587=363 4349Line587=363
3981Path587=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff_Subrate.c 4350Path587=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff_Subrate.c
3982Line589=739 4351Line589=739
3983Path589=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Inquiry.c 4352Path589=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Inquiry.c
3984Line590=244 4353Line590=244
3985Path590=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c 4354Path590=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
3986Line593=420 4355Line593=420
3987Path593=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 4356Path593=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
3988Line594=233 4357Line594=233
3989Path594=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c 4358Path594=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
3990Line594.2=236 4359Line594.2=236
3991Path594.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c 4360Path594.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
3992Line600=1567 4361Line600=1567
3993Path600=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 4362Path600=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
3994Line602=497 4363Line602=497
3995Path602=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Inquiry.c 4364Path602=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Inquiry.c
3996Line614=378 4365Line614=378
3997Path614=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIT\HCI_SCO_Transport.c 4366Path614=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIT\HCI_SCO_Transport.c
3998Line634=452 4367Line634=452
3999Path634=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_BER_Meter.c 4368Path634=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_BER_Meter.c
4000Line635=456 4369Line635=456
4001Path635=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_BER_Meter.c 4370Path635=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_BER_Meter.c
4002Line636=460 4371Line636=460
4003Path636=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_BER_Meter.c 4372Path636=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_BER_Meter.c
4004Line639=1291 4373Line639=1291
4005Path639=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 4374Path639=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
4006Line642=1965 4375Line642=1965
4007Path642=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 4376Path642=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
4008Line645=1235 4377Line645=1235
4009Path645=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c 4378Path645=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
4010Line647=3799 4379Line647=3799
4011Path647=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 4380Path647=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
4012Line650=1237 4381Line650=1237
4013Path650=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c 4382Path650=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
4014Line653=259 4383Line653=259
4015Path653=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ErrorStatistics.c 4384Path653=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ErrorStatistics.c
4016Line654=987 4385Line654=987
4017Path654=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c 4386Path654=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
4018Line655=1007 4387Line655=1007
4019Path655=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c 4388Path655=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_SCO_Data.c
4020Line656=2428 4389Line656=2428
4021Path656=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 4390Path656=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
4022Line659=3138 4391Line659=3138
4023Path659=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 4392Path659=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4024Line660=1125 4393Line660=1125
4025Path660=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c 4394Path660=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
4026Line661=1043 4395Line661=1043
4027Path661=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 4396Path661=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
4028Line662=1529 4397Line662=1529
4029Path662=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c 4398Path662=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
4030Line663=1143 4399Line663=1143
4031Path663=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Init.c 4400Path663=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Init.c
4032Line665=1183 4401Line665=1183
4033Path665=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c 4402Path665=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
4034Line667=1189 4403Line667=1189
4035Path667=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c 4404Path667=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
4036Line670=515 4405Line670=515
4037Path670=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c 4406Path670=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\utils.c
4038Line673=1174 4407Line673=1174
4039Path673=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 4408Path673=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
4040Line676=797 4409Line676=797
4041Path676=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\mailbox\internal\top_mailbox.c 4410Path676=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\mailbox\internal\top_mailbox.c
4042Line677=992 4411Line677=992
4043Path677=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c 4412Path677=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
4044Line677.2=999 4413Line677.2=999
4045Path677.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c 4414Path677.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
4046Line677.3=1000 4415Line677.3=1000
4047Path677.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c 4416Path677.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
4048Line677.4=1001 4417Line677.4=1001
4049Path677.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c 4418Path677.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
4050Line679=4204 4419Line679=4204
4051Path679=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 4420Path679=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
4052Line681=398 4421Line681=398
4053Path681=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c 4422Path681=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c
4054Line681.2=421 4423Line681.2=421
4055Path681.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c 4424Path681.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c
4056Line682=275 4425Line682=275
4057Path682=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c 4426Path682=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
4058Line683=939 4427Line683=939
4059Path683=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 4428Path683=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
4060Line684=3922 4429Line684=3922
4061Path684=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 4430Path684=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
4062Line684.2=3928 4431Line684.2=3928
4063Path684.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 4432Path684.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
4064Line685=3933 4433Line685=3933
4065Path685=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 4434Path685=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
4066Line685.2=3938 4435Line685.2=3938
4067Path685.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 4436Path685.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
4068Line687=3007 4437Line687=3007
4069Path687=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 4438Path687=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
4070Line689=3085 4439Line689=3085
4071Path689=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 4440Path689=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
4072Line691=375 4441Line691=375
4073Path691=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\Uart_Hci.c 4442Path691=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\Uart_Hci.c
4074Line692=1524 4443Line692=1524
4075Path692=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c 4444Path692=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
4076Line693=1427 4445Line693=1427
4077Path693=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c 4446Path693=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
4078Line694=807 4447Line694=807
4079Path694=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c 4448Path694=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c
4080Line695=798 4449Line695=798
4081Path695=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\mailbox\internal\top_mailbox.c 4450Path695=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\mailbox\internal\top_mailbox.c
4082Line697=2591 4451Line697=2591
4083Path697=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 4452Path697=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
4084Line698=136 4453Line698=136
4085Path698=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c 4454Path698=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
4086Line698.2=1563 4455Line698.2=1563
4087Path698.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c 4456Path698.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c
4088Line698.3=1649 4457Line698.3=1649
4089Path698.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c 4458Path698.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c
4090Line699=2765 4459Line699=2765
4091Path699=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 4460Path699=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
4092Line700=83 4461Line700=83
4093Path700=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c 4462Path700=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
4094Line701=3518 4463Line701=3518
4095Path701=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 4464Path701=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
4096Line702=3569 4465Line702=3569
4097Path702=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 4466Path702=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
4098Line703=3531 4467Line703=3531
4099Path703=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 4468Path703=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
4100Line704=3537 4469Line704=3537
4101Path704=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 4470Path704=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
4102Line705=1062 4471Line705=1062
4103Path705=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c 4472Path705=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
4104Line706=2350 4473Line706=2350
4105Path706=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c 4474Path706=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
4106Line706.2=2351 4475Line706.2=2351
4107Path706.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c 4476Path706.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
4108Line706.3=2368 4477Line706.3=2368
4109Path706.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c 4478Path706.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
4110Line706.4=2373 4479Line706.4=2373
4111Path706.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c 4480Path706.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
4112Line707=2415 4481Line707=2415
4113Path707=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c 4482Path707=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
4114Line708=2025 4483Line708=2147
4115Path708=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 4484Path708=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4116Line709=1506 4485Line709=1556
4117Path709=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 4486Path709=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4118Line710=224 4487Line710=224
4119Path710=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c 4488Path710=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
4120Line711=1274 4489Line711=1274
4121Path711=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 4490Path711=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
4122Line712=1260 4491Line712=1260
4123Path712=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 4492Path712=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
4124Line713=1283 4493Line713=1283
4125Path713=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 4494Path713=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
4126Line714=1590 4495Line714=1590
4127Path714=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 4496Path714=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
4128Line718=433 4497Line718=433
4129Path718=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c 4498Path718=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
4130Line721=1298 4499Line721=1298
4131Path721=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 4500Path721=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
4132Line722=780 4501Line722=780
4133Path722=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 4502Path722=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
4134Line723=1551 4503Line723=1551
4135Path723=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 4504Path723=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
4136Line724=1750 4505Line724=1750
4137Path724=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c 4506Path724=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c
4138Line725=697 4507Line725=697
4139Path725=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 4508Path725=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
4140Line726=744 4509Line726=744
4141Path726=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 4510Path726=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
4142Line727=1044 4511Line727=1044
4143Path727=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 4512Path727=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
4144Line741=721 4513Line741=1182
4145Path741=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Utils.c 4514Path741=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
4146Line741.2=1581 4515Line741.2=721
4147Path741.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4516Path741.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Utils.c
4148Line741.3=1182 4517Line741.3=1581
4149Path741.3=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 4518Path741.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
4150Line743=1179 4519Line743=1179
4151Path743=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c 4520Path743=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
4152Line744=806 4521Line744=806
4153Path744=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c 4522Path744=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c
4154Line744.2=813 4523Line744.2=813
4155Path744.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c 4524Path744.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c
4156Line744.3=820 4525Line744.3=820
4157Path744.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c 4526Path744.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c
4158Line744.4=833 4527Line744.4=833
4159Path744.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c 4528Path744.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c
4160Line744.5=839 4529Line744.5=839
4161Path744.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c 4530Path744.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c
4162Line744.6=871 4531Line744.6=871
4163Path744.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c 4532Path744.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c
4164Line745=371 4533Line745=371
4165Path745=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 4534Path745=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
4166Line749=420 4535Line749=420
4167Path749=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 4536Path749=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
4168Line750=634 4537Line750=634
4169Path750=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c 4538Path750=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
4170Line751=928 4539Line751=928
4171Path751=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c 4540Path751=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
4172Line752=931 4541Line752=931
4173Path752=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c 4542Path752=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
4174Line755=252 4543Line755=252
4175Path755=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c 4544Path755=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
4176Line756=578 4545Line756=578
4177Path756=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c 4546Path756=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
4178Line757=685 4547Line757=685
4179Path757=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c 4548Path757=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
4180Line758=688 4549Line758=688
4181Path758=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c 4550Path758=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
4182Line759=893 4551Line759=893
4183Path759=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c 4552Path759=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
4184Line760=967 4553Line760=967
4185Path760=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c 4554Path760=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
4186Line761=1076 4555Line761=1076
4187Path761=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c 4556Path761=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
4188Line763=731 4557Line763=731
4189Path763=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c 4558Path763=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
4190Line764=461 4559Line764=461
4191Path764=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c 4560Path764=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
4192Line765=1164 4561Line765=1164
4193Path765=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c 4562Path765=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
4194Line766=1269 4563Line766=1269
4195Path766=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c 4564Path766=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
4196Line767=462 4565Line767=462
4197Path767=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c 4566Path767=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\MAM\Memory_Allocation_Manager.c
4198Line769=1819 4567Line769=1819
4199Path769=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 4568Path769=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
4200Line770=894 4569Line770=894
4201Path770=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 4570Path770=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
4202Line773=633 4571Line773=633
4203Path773=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c 4572Path773=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
4204Line774=395 4573Line774=395
4205Path774=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c 4574Path774=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
4206Line778=2989 4575Line778=2989
4207Path778=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4576Path778=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4208Line780=514 4577Line780=514
4209Path780=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c 4578Path780=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
4210Line781=3554 4579Line781=3554
4211Path781=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4580Path781=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4212Line786=204 4581Line786=204
4213Path786=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c 4582Path786=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
4214Line789=2831 4583Line789=2831
4215Path789=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4584Path789=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4216Line790=808 4585Line790=808
4217Path790=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c 4586Path790=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
4218Line791=255 4587Line791=255
4219Path791=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c 4588Path791=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c
4220Line796=3696 4589Line796=3696
4221Path796=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4590Path796=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4222Line798=210 4591Line798=210
4223Path798=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c 4592Path798=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c
4224Line799=3622 4593Line799=3622
4225Path799=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4594Path799=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4226Line801=5209 4595Line801=5209
4227Path801=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4596Path801=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4228Line803=2352 4597Line803=2352
4229Path803=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 4598Path803=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
4230Line804=2358 4599Line804=2358
4231Path804=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 4600Path804=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
4232Line805=1156 4601Line805=1156
4233Path805=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 4602Path805=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
4234Line806=1475 4603Line806=1475
4235Path806=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 4604Path806=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
4236Line808=1356 4605Line808=1356
4237Path808=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 4606Path808=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
4238Line808.2=645 4607Line808.2=645
4239Path808.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 4608Path808.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
4240Line809=545 4609Line809=545
4241Path809=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 4610Path809=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4242Line810=738 4611Line810=738
4243Path810=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 4612Path810=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4244Line813=3450 4613Line813=3450
4245Path813=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4614Path813=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4246Line814=3724 4615Line814=3724
4247Path814=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4616Path814=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4248Line817=1054 4617Line817=1054
4249Path817=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 4618Path817=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
4250Line819=3075 4619Line819=3075
4251Path819=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 4620Path819=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
4252Line821=291 4621Line821=291
4253Path821=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c 4622Path821=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
4254Line825=3528 4623Line825=3528
4255Path825=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4624Path825=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4256Line825.2=3675 4625Line825.2=3675
4257Path825.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4626Path825.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4258Line827=2690 4627Line827=2690
4259Path827=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 4628Path827=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
4260Line829=884 4629Line829=884
4261Path829=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 4630Path829=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
4262Line830=2262 4631Line830=2262
4263Path830=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 4632Path830=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
4264Line831=350 4633Line831=350
4265Path831=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c 4634Path831=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\FM\fm.c
4266Line832=3380 4635Line832=3380
4267Path832=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4636Path832=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4268Line833=394 4637Line833=394
4269Path833=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c 4638Path833=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
4270Line834=3751 4639Line834=3751
4271Path834=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4640Path834=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4272Line834.2=3753 4641Line834.2=3753
4273Path834.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4642Path834.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4274Line834.3=3755 4643Line834.3=3755
4275Path834.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4644Path834.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4276Line837=321 4645Line837=321
4277Path837=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 4646Path837=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
4278Line838=3453 4647Line838=3453
4279Path838=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4648Path838=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4280Line839=3004 4649Line839=3004
4281Path839=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4650Path839=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4282Line840=2997 4651Line840=2997
4283Path840=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4652Path840=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4284Line841=264 4653Line841=264
4285Path841=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c 4654Path841=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
4286Line842=663 4655Line842=663
4287Path842=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c 4656Path842=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
4288Line843=701 4657Line843=701
4289Path843=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c 4658Path843=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_qos.c
4290Line844=2675 4659Line844=2675
4291Path844=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 4660Path844=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
4292Line845=4709 4661Line845=4709
4293Path845=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4662Path845=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4294Line845.2=4728 4663Line845.2=4728
4295Path845.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4664Path845.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4296Line845.3=4743 4665Line845.3=4743
4297Path845.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4666Path845.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4298Line845.4=4850 4667Line845.4=4850
4299Path845.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4668Path845.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4300Line847=5507 4669Line847=5507
4301Path847=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4670Path847=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4302Line848=2462 4671Line848=2462
4303Path848=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4672Path848=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4304Line849=2515 4673Line849=2515
4305Path849=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4674Path849=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4306Line850=2051 4675Line850=2051
4307Path850=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4676Path850=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4308Line851=2057 4677Line851=2057
4309Path851=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4678Path851=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4310Line851.2=1186 4679Line851.2=1216
4311Path851.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 4680Path851.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4312Line852=5573 4681Line852=5573
4313Path852=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4682Path852=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4314Line853=2563 4683Line853=2563
4315Path853=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4684Path853=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4316Line854=5564 4685Line854=5564
4317Path854=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4686Path854=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4318Line857=1588 4687Line857=1588
4319Path857=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4688Path857=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4320Line858=270 4689Line858=270
4321Path858=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c 4690Path858=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
4322Line859=5171 4691Line859=5171
4323Path859=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4692Path859=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4324Line860=5264 4693Line860=5264
4325Path860=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4694Path860=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4326Line861=4999 4695Line861=4999
4327Path861=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4696Path861=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4328Line862=4844 4697Line862=4844
4329Path862=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4698Path862=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4330Line862.2=4859 4699Line862.2=4859
4331Path862.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4700Path862.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4332Line863=1129 4701Line863=1129
4333Path863=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RecoveryPage.c 4702Path863=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RecoveryPage.c
4334Line863.2=417 4703Line863.2=417
4335Path863.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lm_auto_recovery.c 4704Path863.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lm_auto_recovery.c
4336Line864=3925 4705Line864=3925
4337Path864=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4706Path864=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4338Line865=4126 4707Line865=4126
4339Path865=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4708Path865=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4340Line866=2378 4709Line866=2378
4341Path866=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4710Path866=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4342Line867=3855 4711Line867=3855
4343Path867=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4712Path867=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4344Line868=3910 4713Line868=3910
4345Path868=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4714Path868=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4346Line869=4168 4715Line869=4168
4347Path869=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4716Path869=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4348Line870=4173 4717Line870=4173
4349Path870=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4718Path870=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4350Line873=5137 4719Line873=5137
4351Path873=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4720Path873=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4352Line874=5632 4721Line874=5632
4353Path874=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4722Path874=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4354Line875=5386 4723Line875=5386
4355Path875=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4724Path875=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4356Line876=3845 4725Line876=3845
4357Path876=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4726Path876=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4358Line877=1940 4727Line877=1940
4359Path877=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 4728Path877=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4360Line879=5019 4729Line879=5019
4361Path879=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4730Path879=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4362Line879.2=5131 4731Line879.2=5131
4363Path879.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4732Path879.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4364Line881=5333 4733Line881=5333
4365Path881=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4734Path881=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4366Line882=2453 4735Line882=2453
4367Path882=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4736Path882=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4368Line883=5556 4737Line883=5556
4369Path883=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4738Path883=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4370Line883.2=5586 4739Line883.2=5586
4371Path883.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4740Path883.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4372Line884=5288 4741Line884=5288
4373Path884=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4742Path884=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4374Line885=351 4743Line885=351
4375Path885=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 4744Path885=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
4376Line885.2=768 4745Line885.2=768
4377Path885.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 4746Path885.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
4378Line887=416 4747Line887=416
4379Path887=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Gemini.c 4748Path887=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Gemini.c
4380Line888=430 4749Line888=430
4381Path888=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Gemini.c 4750Path888=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Gemini.c
4382Line888.2=1755 4751Line888.2=1817
4383Path888.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 4752Path888.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4384Line889=4150 4753Line889=4150
4385Path889=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 4754Path889=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
4386Line889.2=4156 4755Line889.2=4156
4387Path889.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 4756Path889.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
4388Line891=4153 4757Line891=4153
4389Path891=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 4758Path891=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
4390Line892=455 4759Line892=455
4391Path892=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c 4760Path892=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c
4392Line892.2=459 4761Line892.2=459
4393Path892.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c 4762Path892.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c
4394Line893=5408 4763Line893=5408
4395Path893=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 4764Path893=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4396Line894=659 4765Line894=659
4397Path894=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c 4766Path894=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c
4398Line895=548 4767Line895=548
4399Path895=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c 4768Path895=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c
4400Line896=751 4769Line896=751
4401Path896=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c 4770Path896=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c
4402Line897=1857 4771Line897=1857
4403Path897=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 4772Path897=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
4404Line898=436 4773Line898=436
4405Path898=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_DRPB.c 4774Path898=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_DRPB.c
4406Line899=950 4775Line899=950
4407Path899=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c 4776Path899=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c
4408Line900=258 4777Line900=258
4409Path900=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c 4778Path900=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c
4410Line900.2=333 4779Line900.2=333
4411Path900.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c 4780Path900.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c
4412Line904=1268 4781Line902=1429
4413Path904=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c 4782Path902=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
4783Line904=1485
4784Path904=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
4414Line905=4053 4785Line905=4053
4415Path905=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 4786Path905=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
4416Line907=2325 4787Line907=2325
4417Path907=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 4788Path907=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
4418Line908=2317 4789Line908=2317
4419Path908=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 4790Path908=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
4420Line909=2307 4791Line909=2307
4421Path909=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 4792Path909=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
4422Line910=2387 4793Line910=2387
4423Path910=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 4794Path910=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
4424Line915=1614 4795Line915=1614
4425Path915=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c 4796Path915=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
4426Line916=1514 4797Line916=1731
4427Path916=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c 4798Path916=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
4428Line917=1596 4799Line917=1815
4429Path917=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c 4800Path917=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
4430Line918=1346 4801Line918=1396
4431Path918=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 4802Path918=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4432Line919=1200 4803Line919=1346
4433Path919=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c 4804Path919=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
4434Line920=572 4805Line920=572
4435Path920=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4806Path920=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
4436Line921=585 4807Line921=585
4437Path921=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 4808Path921=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
4438Line922=1194 4809Line922=1340
4439Path922=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c 4810Path922=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
4440Line924=511 4811Line924=533
4441Path924=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 4812Path924=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4442Line925=611 4813Line925=611
4443Path925=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 4814Path925=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
4444Line926=2039 4815Line925.2=2515
4445Path926=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 4816Path925.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4817Line926=2161
4818Path926=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4446Line927=2479 4819Line927=2479
4447Path927=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 4820Path927=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
4448Line927.2=2489 4821Line927.2=2489
4449Path927.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 4822Path927.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
4450Line928=2480 4823Line928=2480
4451Path928=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 4824Path928=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
4452Line928.2=2490 4825Line928.2=2490
4453Path928.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 4826Path928.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
4454Line929=2032 4827Line929=2154
4455Path929=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 4828Path929=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4456Line930=2227 4829Line930=2227
4457Path930=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 4830Path930=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
4458Line931=2231 4831Line931=2231
4459Path931=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 4832Path931=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
4460Line932=2247 4833Line932=2247
4461Path932=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 4834Path932=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
4462Line933=2251 4835Line933=2251
4463Path933=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 4836Path933=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
4464Line934=2376 4837Line934=2376
4465Path934=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 4838Path934=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
4466Line935=413 4839Line935=413
4467Path935=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c 4840Path935=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c
4468Line936=2449 4841Line936=2449
4469Path936=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 4842Path936=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
4470Line937=519 4843Line937=541
4471Path937=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 4844Path937=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4472Line940=1382 4845Line940=1432
4473Path940=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 4846Path940=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4474Line942=699 4847Line942=721
4475Path942=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 4848Path942=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4476Line956=5087 4849Line956=5087
4477Path956=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 4850Path956=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
4478Line976=1824 4851Line976=1824
4479Path976=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c 4852Path976=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
4480Line977=1792 4853Line977=1792
4481Path977=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c 4854Path977=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
4482Line980=670 4855Line980=692
4483Path980=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 4856Path980=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4484Line990=1386 4857Line990=1603
4485Path990=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c 4858Path990=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
4486Line999=1071 4859Line999=1071
4487Path999=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c 4860Path999=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
4488Line1010=205 4861Line1010=205
4489Path1010=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lm2um.c 4862Path1010=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lm2um.c
4490Line1025=2069 4863Line1025=2069
4491Path1025=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c 4864Path1025=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
4492Line1038=557 4865Line1038=557
4493Path1038=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c 4866Path1038=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c
4494Line1046=1104 4867Line1046=1104
4495Path1046=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_utils.c 4868Path1046=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_utils.c
4496Line1048=2190 4869Line1048=2190
4497Path1048=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 4870Path1048=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
4498Line1048.2=1217 4871Line1048.2=1217
4499Path1048.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c 4872Path1048.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
4500Line1049=2254 4873Line1049=2254
4501Path1049=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 4874Path1049=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
4502Line1050=625 4875Line1050=625
4503Path1050=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 4876Path1050=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
4504Line1051=640 4877Line1051=640
4505Path1051=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 4878Path1051=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
4506Line1052=724 4879Line1052=724
4507Path1052=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 4880Path1052=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4508Line1053=472 4881Line1053=472
4509Path1053=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c 4882Path1053=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
4510Line1053.2=530 4883Line1053.2=530
4511Path1053.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c 4884Path1053.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
4512Line1054=1143 4885Line1054=1143
4513Path1054=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 4886Path1054=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4514Line1056=108 4887Line1056=108
4515Path1056=M:\Omri_WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_upper_mac_sm.c 4888Path1056=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_upper_mac_sm.c
4516Line1057=63 4889Line1057=63
4517Path1057=M:\Omri_WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_connection.c 4890Path1057=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_connection.c
4518Line1057.2=63 4891Line1057.2=63
4519Path1057.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_search.c 4892Path1057.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_search.c
4520Line1057.3=109 4893Line1057.3=109
4521Path1057.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_upper_mac_sm.c 4894Path1057.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_upper_mac_sm.c
4522Line1058=1435 4895Line1058=1435
4523Path1058=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 4896Path1058=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4524Line1059=1911 4897Line1059=1911
4525Path1059=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 4898Path1059=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4526Line1060=875 4899Line1060=875
4527Path1060=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c 4900Path1060=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
4528Line1061=1512 4901Line1061=1512
4529Path1061=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcievts.c 4902Path1061=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcievts.c
4530Line1063=851 4903Line1063=851
4531Path1063=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c 4904Path1063=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c
4532Line1073=392 4905Line1073=392
4533Path1073=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c 4906Path1073=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c
4534Line1074=609 4907Line1074=609
4535Path1074=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c 4908Path1074=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c
4536Line1078=1405 4909Line1078=1405
4537Path1078=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c 4910Path1078=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
4538Line1080=2291 4911Line1080=2291
4539Path1080=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 4912Path1080=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
4540Line1081=1073 4913Line1081=1073
4541Path1081=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 4914Path1081=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4542Line1082=1486 4915Line1082=1486
4543Path1082=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 4916Path1082=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4544Line1083=246 4917Line1083=246
4545Path1083=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 4918Path1083=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4546Line1086=1406 4919Line1086=1406
4547Path1086=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c 4920Path1086=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
4548Line1087=1480 4921Line1087=1480
4549Path1087=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 4922Path1087=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
4550Line1087.2=1567 4923Line1087.2=1567
4551Path1087.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 4924Path1087.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
4552Line1087.3=1575 4925Line1087.3=1575
4553Path1087.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 4926Path1087.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
4554Line1087.4=1616 4927Line1087.4=1616
4555Path1087.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 4928Path1087.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
4556Line1087.5=1630 4929Line1087.5=1630
4557Path1087.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 4930Path1087.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
4558Line1087.6=1636 4931Line1087.6=1636
4559Path1087.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 4932Path1087.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
4560Line1088=1135 4933Line1088=1135
4561Path1088=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 4934Path1088=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
4562Line1089=1144 4935Line1089=1144
4563Path1089=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 4936Path1089=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
4564Line1089.2=1177 4937Line1089.2=1177
4565Path1089.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 4938Path1089.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
4566Line1089.3=1211 4939Line1089.3=1211
4567Path1089.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 4940Path1089.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
4568Line1089.4=1247 4941Line1089.4=1247
4569Path1089.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 4942Path1089.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
4570Line1089.5=1261 4943Line1089.5=1261
4571Path1089.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 4944Path1089.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
4572Line1089.6=1344 4945Line1089.6=1344
4573Path1089.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 4946Path1089.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
4574Line1089.7=1410 4947Line1089.7=1410
4575Path1089.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 4948Path1089.7=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
4576Line1089.8=1466 4949Line1089.8=1466
4577Path1089.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 4950Path1089.8=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
4578Line1092=4263 4951Line1092=4263
4579Path1092=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c 4952Path1092=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c
4580Line1093=1134 4953Line1093=1134
4581Path1093=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c 4954Path1093=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
4582Line1093.2=2318 4955Line1093.2=2318
4583Path1093.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c 4956Path1093.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
4584Line1101=157 4957Line1101=157
4585Path1101=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c 4958Path1101=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c
4586Line1102=170 4959Line1102=170
4587Path1102=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c 4960Path1102=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c
4588Line1103=798 4961Line1103=798
4589Path1103=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c 4962Path1103=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_tester.c
4590Line1107=1365 4963Line1107=1365
4591Path1107=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c 4964Path1107=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
4592Line1108=1381 4965Line1108=1381
4593Path1108=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c 4966Path1108=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
4594Line1109=306 4967Line1109=306
4595Path1109=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPevt.c 4968Path1109=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPevt.c
4596Line1110=5232 4969Line1110=5232
4597Path1110=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 4970Path1110=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
4598Line1111=351 4971Line1111=351
4599Path1111=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 4972Path1111=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4600Line1112=233 4973Line1112=233
4601Path1112=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\six_wires_deep_sleep.c 4974Path1112=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\six_wires_deep_sleep.c
4602Line1113=373 4975Line1113=373
4603Path1113=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\Uart_Hci.c 4976Path1113=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\Uart_Hci.c
4604Line1115=1111 4977Line1115=1111
4605Path1115=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c 4978Path1115=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
4606Line1115.2=1154 4979Line1115.2=1154
4607Path1115.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c 4980Path1115.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
4608Line1116=1116 4981Line1116=1116
4609Path1116=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c 4982Path1116=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
4610Line1116.2=1159 4983Line1116.2=1159
4611Path1116.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c 4984Path1116.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
4612Line1118=290 4985Line1118=290
4613Path1118=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 4986Path1118=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4614Line1118.2=302 4987Line1118.2=302
4615Path1118.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 4988Path1118.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4616Line1118.3=1387 4989Line1118.3=1387
4617Path1118.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 4990Path1118.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4618Line1118.4=1461 4991Line1118.4=1461
4619Path1118.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 4992Path1118.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4620Line1120=652 4993Line1120=652
4621Path1120=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 4994Path1120=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4622Line1122=1145 4995Line1122=1145
4623Path1122=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c 4996Path1122=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
4624Line1123=779 4997Line1123=779
4625Path1123=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 4998Path1123=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4626Line1124=842 4999Line1124=842
4627Path1124=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5000Path1124=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4628Line1128=657 5001Line1128=657
4629Path1128=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5002Path1128=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4630Line1130=573 5003Line1130=573
4631Path1130=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c 5004Path1130=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
4632Line1131=847 5005Line1131=847
4633Path1131=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5006Path1131=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4634Line1132=896 5007Line1132=896
4635Path1132=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5008Path1132=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4636Line1133=816 5009Line1133=816
4637Path1133=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5010Path1133=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4638Line1134=702 5011Line1134=702
4639Path1134=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 5012Path1134=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
4640Line1136=1979 5013Line1136=1979
4641Path1136=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c 5014Path1136=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
4642Line1137=4151 5015Line1137=4151
4643Path1137=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5016Path1137=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4644Line1140=4119 5017Line1140=4119
4645Path1140=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5018Path1140=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4646Line1143=4169 5019Line1143=4169
4647Path1143=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5020Path1143=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4648Line1143.2=4208 5021Line1143.2=4208
4649Path1143.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5022Path1143.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4650Line1144=4200 5023Line1144=4200
4651Path1144=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5024Path1144=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4652Line1150=78 5025Line1150=78
4653Path1150=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\transport_detection\Transport_Detection.c 5026Path1150=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\transport_detection\Transport_Detection.c
4654Line1152=567 5027Line1152=567
4655Path1152=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c 5028Path1152=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
4656Line1153=753 5029Line1153=753
4657Path1153=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c 5030Path1153=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
4658Line1155=122 5031Line1155=122
4659Path1155=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\transport_detection\Transport_Detection.c 5032Path1155=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\transport_detection\Transport_Detection.c
4660Line1158=3360 5033Line1158=3360
4661Path1158=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 5034Path1158=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
4662Line1159=3361 5035Line1159=3361
4663Path1159=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 5036Path1159=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
4664Line1161=2974 5037Line1161=2974
4665Path1161=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 5038Path1161=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
4666Line1162=1235 5039Line1162=1235
4667Path1162=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcievts.c 5040Path1162=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcievts.c
4668Line1164=225 5041Line1164=225
4669Path1164=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c 5042Path1164=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
4670Line1167=245 5043Line1167=245
4671Path1167=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c 5044Path1167=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
4672Line1170=2230 5045Line1170=2230
4673Path1170=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 5046Path1170=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
4674Line1174=2443 5047Line1174=2443
4675Path1174=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c 5048Path1174=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
4676Line1174.2=883 5049Line1174.2=883
4677Path1174.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c 5050Path1174.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
4678Line1178=1014 5051Line1178=1014
4679Path1178=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5052Path1178=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4680Line1179=767 5053Line1179=767
4681Path1179=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5054Path1179=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4682Line1180=1021 5055Line1180=1021
4683Path1180=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5056Path1180=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4684Line1181=562 5057Line1181=562
4685Path1181=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5058Path1181=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4686Line1182=875 5059Line1182=875
4687Path1182=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5060Path1182=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4688Line1185=4516 5061Line1185=4516
4689Path1185=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 5062Path1185=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
4690Line1188=439 5063Line1188=439
4691Path1188=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5064Path1188=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4692Line1193=471 5065Line1193=471
4693Path1193=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5066Path1193=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4694Line1194=524 5067Line1194=524
4695Path1194=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c 5068Path1194=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
4696Line1195=4506 5069Line1195=4506
4697Path1195=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 5070Path1195=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
4698Line1197=335 5071Line1197=335
4699Path1197=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5072Path1197=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4700Line1198=626 5073Line1198=626
4701Path1198=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5074Path1198=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4702Line1199=1828 5075Line1199=1828
4703Path1199=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c 5076Path1199=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
4704Line1208=144 5077Line1208=144
4705Path1208=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\UART_Protocol_detection\UART_Protocol_detection.c 5078Path1208=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\UART_Protocol_detection\UART_Protocol_detection.c
4706Line1210=1209 5079Line1210=1209
4707Path1210=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c 5080Path1210=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
4708Line1221=1000 5081Line1221=1000
4709Path1221=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 5082Path1221=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
4710Line1223=416 5083Line1223=416
4711Path1223=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5084Path1223=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4712Line1224=254 5085Line1224=254
4713Path1224=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5086Path1224=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4714Line1224.2=259 5087Line1224.2=259
4715Path1224.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5088Path1224.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4716Line1224.3=1726 5089Line1224.3=1726
4717Path1224.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5090Path1224.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4718Line1224.4=1820 5091Line1224.4=1820
4719Path1224.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5092Path1224.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4720Line1224.5=1829 5093Line1224.5=1829
4721Path1224.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5094Path1224.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4722Line1224.6=1836 5095Line1224.6=1836
4723Path1224.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5096Path1224.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4724Line1224.7=1847 5097Line1224.7=1847
4725Path1224.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5098Path1224.7=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4726Line1224.8=1852 5099Line1224.8=1852
4727Path1224.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5100Path1224.8=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4728Line1224.9=1861 5101Line1224.9=1861
4729Path1224.9=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5102Path1224.9=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4730Line1224.10=1869 5103Line1224.10=1869
4731Path1224.10=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5104Path1224.10=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4732Line1224.11=1879 5105Line1224.11=1879
4733Path1224.11=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5106Path1224.11=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4734Line1225=1633 5107Line1225=1633
4735Path1225=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5108Path1225=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4736Line1233=104 5109Line1233=104
4737Path1233=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c 5110Path1233=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
4738Line1235=322 5111Line1235=322
4739Path1235=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c 5112Path1235=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
4740Line1236=325 5113Line1236=325
4741Path1236=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c 5114Path1236=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
4742Line1240=339 5115Line1240=339
4743Path1240=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 5116Path1240=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
4744Line1241=181 5117Line1241=181
4745Path1241=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_send.c 5118Path1241=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_send.c
4746Line1247=1205 5119Line1247=1205
4747Path1247=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5120Path1247=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4748Line1248=1233 5121Line1248=1233
4749Path1248=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c 5122Path1248=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c
4750Line1251=137 5123Line1251=137
4751Path1251=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\UART_Protocol_detection\UART_Protocol_detection.c 5124Path1251=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\UART_Protocol_detection\UART_Protocol_detection.c
4752Line1252=138 5125Line1252=138
4753Path1252=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 5126Path1252=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
4754Line1254=1314 5127Line1254=1314
4755Path1254=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c 5128Path1254=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
4756Line1258=261 5129Line1258=261
4757Path1258=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\transport_detection\Transport_Detection.c 5130Path1258=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\transport_detection\Transport_Detection.c
4758Line1259=285 5131Line1259=285
4759Path1259=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\transport_detection\Transport_Detection.c 5132Path1259=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\transport_detection\Transport_Detection.c
4760Line1260=421 5133Line1260=421
4761Path1260=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 5134Path1260=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
4762Line1261=231 5135Line1261=231
4763Path1261=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_send.c 5136Path1261=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_send.c
4764Line1262=1370 5137Line1262=1370
4765Path1262=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c 5138Path1262=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
4766Line1263=363 5139Line1263=363
4767Path1263=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c 5140Path1263=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
4768Line1264=2173 5141Line1264=2173
4769Path1264=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5142Path1264=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4770Line1266=250 5143Line1266=250
4771Path1266=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c 5144Path1266=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
4772Line1267=150 5145Line1267=150
4773Path1267=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c 5146Path1267=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
4774Line1268=350 5147Line1268=350
4775Path1268=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_send.c 5148Path1268=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_send.c
4776Line1269=311 5149Line1269=311
4777Path1269=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\HostInterface.c 5150Path1269=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\HostInterface.c
4778Line1270=2213 5151Line1270=2213
4779Path1270=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5152Path1270=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4780Line1272=1366 5153Line1272=1366
4781Path1272=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5154Path1272=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4782Line1273=468 5155Line1273=468
4783Path1273=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c 5156Path1273=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c
4784Line1275=1278 5157Line1275=1278
4785Path1275=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_TOP.c 5158Path1275=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_TOP.c
4786Line1276=1165 5159Line1276=1165
4787Path1276=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_TOP.c 5160Path1276=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_TOP.c
4788Line1277=495 5161Line1277=495
4789Path1277=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 5162Path1277=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
4790Line1277.2=1373 5163Line1277.2=1373
4791Path1277.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c 5164Path1277.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
4792Line1289=1491 5165Line1289=1491
4793Path1289=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5166Path1289=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4794Line1289.2=1571 5167Line1289.2=1571
4795Path1289.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5168Path1289.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4796Line1292=406 5169Line1292=406
4797Path1292=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c 5170Path1292=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c
4798Line1293=167 5171Line1293=167
4799Path1293=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5172Path1293=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4800Line1295=348 5173Line1295=348
4801Path1295=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5174Path1295=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4802Line1296=177 5175Line1296=177
4803Path1296=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5176Path1296=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4804Line1296.2=2172 5177Line1296.2=2172
4805Path1296.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 5178Path1296.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
4806Line1300=265 5179Line1300=265
4807Path1300=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_1.c 5180Path1300=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_1.c
4808Line1302=4366 5181Line1302=4366
4809Path1302=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5182Path1302=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4810Line1304=402 5183Line1304=402
4811Path1304=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 5184Path1304=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
4812Line1305=197 5185Line1305=197
4813Path1305=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c 5186Path1305=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c
4814Line1308=823 5187Line1308=823
4815Path1308=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 5188Path1308=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
4816Line1309=841 5189Line1309=841
4817Path1309=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 5190Path1309=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
4818Line1310=851 5191Line1310=851
4819Path1310=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 5192Path1310=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
4820Line1311=1279 5193Line1311=1279
4821Path1311=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 5194Path1311=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
4822Line1313=1206 5195Line1313=1206
4823Path1313=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c 5196Path1313=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
4824Line1314=1268 5197Line1314=1268
4825Path1314=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c 5198Path1314=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
4826Line1316=2053 5199Line1316=2053
4827Path1316=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5200Path1316=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4828Line1317=2063 5201Line1317=2063
4829Path1317=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5202Path1317=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4830Line1318=2069 5203Line1318=2069
4831Path1318=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5204Path1318=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4832Line1319=2638 5205Line1319=2638
4833Path1319=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5206Path1319=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4834Line1322=1553 5207Line1322=1553
4835Path1322=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5208Path1322=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4836Line1323=1595 5209Line1323=1595
4837Path1323=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5210Path1323=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4838Line1325=1891 5211Line1325=1891
4839Path1325=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5212Path1325=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4840Line1327=1583 5213Line1327=1583
4841Path1327=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5214Path1327=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4842Line1329=1851 5215Line1329=1851
4843Path1329=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5216Path1329=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4844Line1331=1742 5217Line1331=1742
4845Path1331=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5218Path1331=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4846Line1332=1771 5219Line1332=1771
4847Path1332=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5220Path1332=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4848Line1333=2197 5221Line1333=2197
4849Path1333=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5222Path1333=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4850Line1334=1462 5223Line1334=1462
4851Path1334=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5224Path1334=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4852Line1334.2=1795 5225Line1334.2=1795
4853Path1334.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5226Path1334.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4854Line1335=1231 5227Line1335=1231
4855Path1335=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 5228Path1335=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
4856Line1337=2275 5229Line1337=2275
4857Path1337=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5230Path1337=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4858Line1338=1172 5231Line1338=1172
4859Path1338=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c 5232Path1338=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
4860Line1338.2=1183 5233Line1338.2=1183
4861Path1338.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c 5234Path1338.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
4862Line1339=1427 5235Line1339=1427
4863Path1339=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 5236Path1339=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
4864Line1340=3185 5237Line1340=3185
4865Path1340=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5238Path1340=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4866Line1341=1417 5239Line1341=1417
4867Path1341=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 5240Path1341=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
4868Line1342=1345 5241Line1342=1345
4869Path1342=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 5242Path1342=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
4870Line1343=1360 5243Line1343=1360
4871Path1343=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 5244Path1343=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
4872Line1344=149 5245Line1344=149
4873Path1344=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c 5246Path1344=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c
4874Line1345=273 5247Line1345=273
4875Path1345=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c 5248Path1345=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c
4876Line1347=484 5249Line1347=484
4877Path1347=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c 5250Path1347=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c
4878Line1348=500 5251Line1348=500
4879Path1348=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c 5252Path1348=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c
4880Line1349=528 5253Line1349=528
4881Path1349=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c 5254Path1349=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_connection.c
4882Line1350=83 5255Line1350=83
4883Path1350=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_detach.c 5256Path1350=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_detach.c
4884Line1351=608 5257Line1351=608
4885Path1351=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c 5258Path1351=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
4886Line1351.2=1712 5259Line1351.2=1712
4887Path1351.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c 5260Path1351.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
4888Line1352=1080 5261Line1352=1080
4889Path1352=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c 5262Path1352=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
4890Line1353=429 5263Line1353=429
4891Path1353=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_hold.c 5264Path1353=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_hold.c
4892Line1353.2=434 5265Line1353.2=434
4893Path1353.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_hold.c 5266Path1353.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_hold.c
4894Line1354=218 5267Line1354=218
4895Path1354=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_name.c 5268Path1354=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_name.c
4896Line1355=338 5269Line1355=338
4897Path1355=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_pairing.c 5270Path1355=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_pairing.c
4898Line1355.2=506 5271Line1355.2=506
4899Path1355.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_pairing.c 5272Path1355.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_pairing.c
4900Line1356=169 5273Line1356=169
4901Path1356=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Nike_plus\nike_plus_um_data_path.c 5274Path1356=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Nike_plus\nike_plus_um_data_path.c
4902Line1358=2238 5275Line1358=1332
4903Path1358=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 5276Path1358=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
4904Line1358.2=1332 5277Line1358.2=1337
4905Path1358.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 5278Path1358.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
4906Line1358.3=1337 5279Line1358.3=2238
4907Path1358.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 5280Path1358.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
4908Line1361=2257 5281Line1361=2257
4909Path1361=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 5282Path1361=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
4910Line1362=2249 5283Line1362=2249
4911Path1362=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 5284Path1362=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
4912Line1363=2240 5285Line1363=2240
4913Path1363=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 5286Path1363=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
4914Line1364=124 5287Line1364=124
4915Path1364=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c 5288Path1364=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c
4916Line1365=645 5289Line1365=645
4917Path1365=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c 5290Path1365=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c
4918Line1366=607 5291Line1366=607
4919Path1366=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 5292Path1366=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
4920Line1367=2215 5293Line1367=2215
4921Path1367=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 5294Path1367=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
4922Line1367.2=2232 5295Line1367.2=2232
4923Path1367.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 5296Path1367.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
4924Line1368=2756 5297Line1368=2756
4925Path1368=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 5298Path1368=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
4926Line1369=2109 5299Line1369=2109
4927Path1369=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 5300Path1369=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
4928Line1370=825 5301Line1370=825
4929Path1370=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 5302Path1370=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
4930Line1371=831 5303Line1371=831
4931Path1371=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 5304Path1371=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
4932Line1372=1375 5305Line1372=1375
4933Path1372=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 5306Path1372=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
4934Line1375=1185 5307Line1375=1185
4935Path1375=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 5308Path1375=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
4936Line1376=1402 5309Line1376=1402
4937Path1376=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 5310Path1376=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
4938Line1377=1231 5311Line1377=1231
4939Path1377=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 5312Path1377=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
4940Line1378=2128 5313Line1378=2128
4941Path1378=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5314Path1378=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4942Line1379=2079 5315Line1379=2079
4943Path1379=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5316Path1379=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4944Line1380=1085 5317Line1380=1085
4945Path1380=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c 5318Path1380=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c
4946Line1381=361 5319Line1381=361
4947Path1381=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_name.c 5320Path1381=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_name.c
4948Line1383=2736 5321Line1383=2736
4949Path1383=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5322Path1383=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4950Line1384=426 5323Line1384=426
4951Path1384=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 5324Path1384=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
4952Line1385=460 5325Line1385=460
4953Path1385=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c 5326Path1385=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
4954Line1386=558 5327Line1386=558
4955Path1386=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c 5328Path1386=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
4956Line1387=546 5329Line1387=546
4957Path1387=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c 5330Path1387=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
4958Line1393=2600 5331Line1393=2600
4959Path1393=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5332Path1393=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
4960Line1403=572 5333Line1403=572
4961Path1403=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c 5334Path1403=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
4962Line1409=4460 5335Line1409=4460
4963Path1409=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5336Path1409=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4964Line1410=4503 5337Line1410=4503
4965Path1410=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5338Path1410=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4966Line1414=4684 5339Line1414=4684
4967Path1414=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5340Path1414=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4968Line1414.2=949 5341Line1414.2=978
4969Path1414.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 5342Path1414.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4970Line1417=4705 5343Line1417=4705
4971Path1417=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5344Path1417=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4972Line1417.2=970 5345Line1417.2=999
4973Path1417.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 5346Path1417.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4974Line1418=1019 5347Line1418=1048
4975Path1418=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 5348Path1418=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4976Line1419=1030 5349Line1419=1059
4977Path1419=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 5350Path1419=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4978Line1420=1056 5351Line1420=1085
4979Path1420=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 5352Path1420=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4980Line1421=1067 5353Line1421=1096
4981Path1421=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 5354Path1421=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4982Line1425=4747 5355Line1425=4747
4983Path1425=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5356Path1425=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
4984Line1425.2=1005 5357Line1425.2=1034
4985Path1425.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 5358Path1425.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
4986Line1430=2140 5359Line1430=2140
4987Path1430=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5360Path1430=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
4988Line1432=2277 5361Line1432=2277
4989Path1432=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5362Path1432=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
4990Line1433=2324 5363Line1433=2324
4991Path1433=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5364Path1433=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
4992Line1434=2332 5365Line1434=2332
4993Path1434=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5366Path1434=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
4994Line1435=2512 5367Line1435=2512
4995Path1435=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5368Path1435=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
4996Line1441=2293 5369Line1441=2293
4997Path1441=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5370Path1441=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
4998Line1450=543 5371Line1450=565
4999Path1450=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 5372Path1450=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
5000Line1451=562 5373Line1451=584
5001Path1451=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 5374Path1451=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
5002Line1455=1124 5375Line1455=1270
5003Path1455=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c 5376Path1455=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
5004Line1468=2174 5377Line1468=2295
5005Path1468=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 5378Path1468=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
5006Line1477=250 5379Line1477=269
5007Path1477=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c 5380Path1477=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
5008Line1478=1361 5381Line1477.2=1910
5009Path1478=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 5382Path1477.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
5010Line1478.2=4267 5383Line1477.3=1914
5011Path1478.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c 5384Path1477.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
5012Line1478.3=254 5385Line1477.4=1920
5013Path1478.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c 5386Path1477.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
5014Line1479=259 5387Line1478=4267
5015Path1479=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c 5388Path1478=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c
5389Line1478.2=1361
5390Path1478.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
5391Line1478.3=273
5392Path1478.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
5393Line1479=278
5394Path1479=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
5016Line1510=1764 5395Line1510=1764
5017Path1510=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5396Path1510=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
5018Line1536=130 5397Line1536=130
5019Path1536=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c 5398Path1536=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c
5020Line1537=277 5399Line1537=277
5021Path1537=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c 5400Path1537=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c
5022Line1538=304 5401Line1538=304
5023Path1538=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c 5402Path1538=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmlc.c
5024Line1539=936 5403Line1539=936
5025Path1539=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 5404Path1539=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
5026Line1542=1617 5405Line1542=1617
5027Path1542=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5406Path1542=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5028Line1544=516 5407Line1544=516
5029Path1544=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5408Path1544=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5030Line1545=2582 5409Line1545=2582
5031Path1545=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5410Path1545=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5032Line1547=676 5411Line1547=676
5033Path1547=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 5412Path1547=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
5034Line1548=298 5413Line1548=298
5035Path1548=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\um2lm.c 5414Path1548=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\um2lm.c
5036Line1549=943 5415Line1549=972
5037Path1549=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 5416Path1549=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
5038Line1551=1038 5417Line1551=1038
5039Path1551=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5418Path1551=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5040Line1552=1018 5419Line1552=1018
5041Path1552=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5420Path1552=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5042Line1554=429 5421Line1554=429
5043Path1554=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 5422Path1554=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
5044Line1555=4336 5423Line1555=4336
5045Path1555=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5424Path1555=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
5046Line1556=375 5425Line1556=375
5047Path1556=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5426Path1556=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5048Line1557=3036 5427Line1557=3036
5049Path1557=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5428Path1557=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5050Line1559=3269 5429Line1559=3269
5051Path1559=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5430Path1559=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5052Line1560=982 5431Line1560=982
5053Path1560=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 5432Path1560=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
5054Line1560.2=987 5433Line1560.2=987
5055Path1560.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 5434Path1560.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
5056Line1562=192 5435Line1562=192
5057Path1562=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_cqddr.c 5436Path1562=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_cqddr.c
5058Line1563=752 5437Line1563=752
5059Path1563=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c 5438Path1563=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
5060Line1564=1618 5439Line1564=1618
5061Path1564=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c 5440Path1564=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
5062Line1565=363 5441Line1565=363
5063Path1565=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_pairing.c 5442Path1565=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_pairing.c
5064Line1566=1116 5443Line1566=1116
5065Path1566=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5444Path1566=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5066Line1568=687 5445Line1568=687
5067Path1568=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5446Path1568=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
5068Line1569=498 5447Line1569=498
5069Path1569=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5448Path1569=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5070Line1569.2=564 5449Line1569.2=564
5071Path1569.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5450Path1569.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5072Line1569.3=621 5451Line1569.3=621
5073Path1569.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5452Path1569.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5074Line1569.4=2002 5453Line1569.4=2002
5075Path1569.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5454Path1569.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5076Line1569.5=2050 5455Line1569.5=2050
5077Path1569.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5456Path1569.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5078Line1571=1366 5457Line1571=1366
5079Path1571=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c 5458Path1571=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
5080Line1571.2=1428 5459Line1571.2=1428
5081Path1571.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c 5460Path1571.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
5082Line1571.3=1485 5461Line1571.3=1485
5083Path1571.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c 5462Path1571.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
5084Line1571.4=3016 5463Line1571.4=3016
5085Path1571.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5464Path1571.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5086Line1571.5=3164 5465Line1571.5=3164
5087Path1571.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5466Path1571.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5088Line1573=1020 5467Line1573=1020
5089Path1573=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 5468Path1573=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
5090Line1574=560 5469Line1574=560
5091Path1574=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c 5470Path1574=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_switch.c
5092Line1576=3847 5471Line1576=3847
5093Path1576=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 5472Path1576=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
5094Line1577=118 5473Line1577=118
5095Path1577=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lm2um.c 5474Path1577=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lm2um.c
5096Line1578=292 5475Line1578=292
5097Path1578=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 5476Path1578=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
5098Line1579=316 5477Line1579=316
5099Path1579=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 5478Path1579=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
5100Line1580=541 5479Line1580=541
5101Path1580=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 5480Path1580=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
5102Line1583=545 5481Line1583=545
5103Path1583=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 5482Path1583=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
5104Line1585=1386 5483Line1585=1386
5105Path1585=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 5484Path1585=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
5106Line1586=826 5485Line1586=826
5107Path1586=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5486Path1586=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5108Line1587=2636 5487Line1587=2636
5109Path1587=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5488Path1587=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5110Line1587.2=2666 5489Line1587.2=2666
5111Path1587.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5490Path1587.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5112Line1587.3=2724 5491Line1587.3=2724
5113Path1587.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5492Path1587.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5114Line1587.4=2821 5493Line1587.4=2821
5115Path1587.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5494Path1587.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5116Line1587.5=2895 5495Line1587.5=2895
5117Path1587.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5496Path1587.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5118Line1587.6=2974 5497Line1587.6=2974
5119Path1587.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5498Path1587.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5120Line1587.7=3119 5499Line1587.7=3119
5121Path1587.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5500Path1587.7=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5122Line1588=3284 5501Line1588=3284
5123Path1588=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c 5502Path1588=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
5124Line1588.2=3294 5503Line1588.2=3294
5125Path1588.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c 5504Path1588.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
5126Line1589=796 5505Line1589=796
5127Path1589=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 5506Path1589=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
5128Line1590=809 5507Line1590=809
5129Path1590=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 5508Path1590=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
5130Line1591=1014 5509Line1591=1014
5131Path1591=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 5510Path1591=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
5132Line1592=1017 5511Line1592=1017
5133Path1592=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 5512Path1592=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
5134Line1594=1364 5513Line1594=1364
5135Path1594=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 5514Path1594=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
5136Line1594.2=1582 5515Line1594.2=1582
5137Path1594.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 5516Path1594.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
5138Line1596=1465 5517Line1596=1465
5139Path1596=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 5518Path1596=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
5140Line1597=2281 5519Line1597=2281
5141Path1597=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 5520Path1597=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
5142Line1599=132 5521Line1599=132
5143Path1599=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf_debug.c 5522Path1599=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf_debug.c
5144Line1600=1022 5523Line1600=1022
5145Path1600=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 5524Path1600=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
5146Line1601=2276 5525Line1601=2276
5147Path1601=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 5526Path1601=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
5148Line1604=149 5527Line1604=149
5149Path1604=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf_debug.c 5528Path1604=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf_debug.c
5150Line1608=4114 5529Line1608=4114
5151Path1608=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 5530Path1608=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
5152Line1615=3928 5531Line1615=3928
5153Path1615=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 5532Path1615=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
5154Line1616=3950 5533Line1616=3950
5155Path1616=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 5534Path1616=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
5156Line1618=62 5535Line1618=62
5157Path1618=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\UART_Protocol_detection\UART_Protocol_detection.c 5536Path1618=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\UART_Protocol_detection\UART_Protocol_detection.c
5158Line1621=2236 5537Line1621=2236
5159Path1621=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5538Path1621=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5160Line1622=1291 5539Line1622=1291
5161Path1622=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 5540Path1622=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
5162Line1624=1303 5541Line1624=1303
5163Path1624=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 5542Path1624=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
5164Line1625=1884 5543Line1625=1884
5165Path1625=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5544Path1625=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5166Line1627=1346 5545Line1627=1346
5167Path1627=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c 5546Path1627=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
5168Line1627.2=1348 5547Line1627.2=1348
5169Path1627.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c 5548Path1627.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
5170Line1627.3=1360 5549Line1627.3=1360
5171Path1627.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c 5550Path1627.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
5172Line1627.4=1408 5551Line1627.4=1408
5173Path1627.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c 5552Path1627.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
5174Line1627.5=1410 5553Line1627.5=1410
5175Path1627.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c 5554Path1627.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
5176Line1627.6=1422 5555Line1627.6=1422
5177Path1627.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c 5556Path1627.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
5178Line1627.7=1465 5557Line1627.7=1465
5179Path1627.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c 5558Path1627.7=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
5180Line1627.8=1467 5559Line1627.8=1467
5181Path1627.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c 5560Path1627.8=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
5182Line1627.9=1479 5561Line1627.9=1479
5183Path1627.9=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c 5562Path1627.9=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
5184Line1627.10=2836 5563Line1627.10=2836
5185Path1627.10=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5564Path1627.10=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5186Line1627.11=2838 5565Line1627.11=2838
5187Path1627.11=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5566Path1627.11=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5188Line1627.12=2850 5567Line1627.12=2850
5189Path1627.12=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5568Path1627.12=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5190Line1627.13=2921 5569Line1627.13=2921
5191Path1627.13=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5570Path1627.13=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5192Line1627.14=2923 5571Line1627.14=2923
5193Path1627.14=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5572Path1627.14=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5194Line1627.15=2993 5573Line1627.15=2993
5195Path1627.15=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5574Path1627.15=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5196Line1627.16=2995 5575Line1627.16=2995
5197Path1627.16=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5576Path1627.16=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5198Line1627.17=3007 5577Line1627.17=3007
5199Path1627.17=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5578Path1627.17=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5200Line1627.18=3144 5579Line1627.18=3144
5201Path1627.18=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5580Path1627.18=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5202Line1627.19=3146 5581Line1627.19=3146
5203Path1627.19=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5582Path1627.19=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5204Line1627.20=3156 5583Line1627.20=3156
5205Path1627.20=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5584Path1627.20=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5206Line1628=923 5585Line1628=966
5207Path1628=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c 5586Path1628=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_patches_ram.c
5208Line1629=2089 5587Line1629=2089
5209Path1629=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5588Path1629=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5210Line1629.2=2104 5589Line1629.2=2104
5211Path1629.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5590Path1629.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5212Line1629.3=2117 5591Line1629.3=2117
5213Path1629.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5592Path1629.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5214Line1629.4=2131 5593Line1629.4=2131
5215Path1629.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5594Path1629.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5216Line1629.5=2144 5595Line1629.5=2144
5217Path1629.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5596Path1629.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5218Line1629.6=2158 5597Line1629.6=2158
5219Path1629.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5598Path1629.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5220Line1629.7=4304 5599Line1629.7=4304
5221Path1629.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5600Path1629.7=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5222Line1629.8=4317 5601Line1629.8=4317
5223Path1629.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5602Path1629.8=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5224Line1629.9=4330 5603Line1629.9=4330
5225Path1629.9=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5604Path1629.9=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5226Line1629.10=4341 5605Line1629.10=4341
5227Path1629.10=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 5606Path1629.10=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
5228Line1630=1051 5607Line1630=1051
5229Path1630=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RecoveryPage.c 5608Path1630=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RecoveryPage.c
5230Line1631=490 5609Line1631=490
5231Path1631=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lm_auto_recovery.c 5610Path1631=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lm_auto_recovery.c
5232Line1632=1347 5611Line1632=1347
5233Path1632=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c 5612Path1632=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\utils.c
5234Line1632.2=1357 5613Line1632.2=1357
5235Path1632.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c 5614Path1632.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\utils.c
5236Line1633=1339 5615Line1633=1339
5237Path1633=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c 5616Path1633=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\utils.c
5238Line1634=1330 5617Line1634=1330
5239Path1634=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c 5618Path1634=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\utils.c
5240Line1635=1320 5619Line1635=1320
5241Path1635=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c 5620Path1635=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\utils.c
5242Line1636=1314 5621Line1636=1314
5243Path1636=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c 5622Path1636=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\utils.c
5244Line1640=2335 5623Line1640=2335
5245Path1640=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5624Path1640=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
5246Line1641=2375 5625Line1641=2375
5247Path1641=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 5626Path1641=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
5248Line1642=129 5627Line1642=129
5249Path1642=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5628Path1642=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5250Line1644=1818 5629Line1644=1818
5251Path1644=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 5630Path1644=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
5252Line1645=2686 5631Line1645=2686
5253Path1645=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5632Path1645=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5254Line1647=2708 5633Line1647=2708
5255Path1647=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5634Path1647=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5256Line1649=205 5635Line1649=205
5257Path1649=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5636Path1649=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5258Line1652=2572 5637Line1652=2572
5259Path1652=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5638Path1652=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5260Line1656=214 5639Line1656=214
5261Path1656=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5640Path1656=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5262Line1656.2=239 5641Line1656.2=239
5263Path1656.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5642Path1656.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5264Line1656.3=260 5643Line1656.3=260
5265Path1656.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5644Path1656.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5266Line1656.4=281 5645Line1656.4=281
5267Path1656.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5646Path1656.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5268Line1658=221 5647Line1658=221
5269Path1658=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5648Path1658=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5270Line1659=1991 5649Line1659=1991
5271Path1659=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5650Path1659=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5272Line1660=1985 5651Line1660=1985
5273Path1660=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5652Path1660=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5274Line1662=2018 5653Line1662=2018
5275Path1662=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5654Path1662=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5276Line1663=231 5655Line1663=231
5277Path1663=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5656Path1663=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5278Line1663.2=252 5657Line1663.2=252
5279Path1663.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5658Path1663.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5280Line1663.3=272 5659Line1663.3=272
5281Path1663.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5660Path1663.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5282Line1664=217 5661Line1664=217
5283Path1664=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5662Path1664=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5284Line1664.2=242 5663Line1664.2=242
5285Path1664.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5664Path1664.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5286Line1664.3=262 5665Line1664.3=262
5287Path1664.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5666Path1664.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5288Line1664.4=284 5667Line1664.4=284
5289Path1664.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5668Path1664.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5290Line1665=219 5669Line1665=219
5291Path1665=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5670Path1665=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5292Line1665.2=244 5671Line1665.2=244
5293Path1665.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5672Path1665.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5294Line1665.3=264 5673Line1665.3=264
5295Path1665.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5674Path1665.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5296Line1665.4=286 5675Line1665.4=286
5297Path1665.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 5676Path1665.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
5298Line1666=3151 5677Line1666=3151
5299Path1666=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c 5678Path1666=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
5300Line1666.2=3246 5679Line1666.2=3246
5301Path1666.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c 5680Path1666.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
5302Line1667=2933 5681Line1667=2933
5303Path1667=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 5682Path1667=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
5304Line1668=260 5683Line1668=260
5305Path1668=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c 5684Path1668=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
5306Line1669=261 5685Line1669=261
5307Path1669=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c 5686Path1669=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
5308Line1670=631 5687Line1670=631
5309Path1670=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 5688Path1670=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
5310Line1670.2=693 5689Line1670.2=693
5311Path1670.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 5690Path1670.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
5312Line1671=1014 5691Line1671=1014
5313Path1671=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c 5692Path1671=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
5314Line1672=1522 5693Line1672=1522
5315Path1672=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 5694Path1672=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
5316Line1673=1189 5695Line1673=1189
5317Path1673=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 5696Path1673=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
5318Line1674=1305 5697Line1674=1305
5319Path1674=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 5698Path1674=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5320Line1675=93 5699Line1675=93
5321Path1675=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Collision_Avoidence\nfc_rf_collision_avoidance.c 5700Path1675=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Collision_Avoidence\nfc_rf_collision_avoidance.c
5322Line1676=129 5701Line1676=129
5323Path1676=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Collision_Avoidence\nfc_rf_collision_avoidance.c 5702Path1676=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Collision_Avoidence\nfc_rf_collision_avoidance.c
5324Line1677=119 5703Line1677=119
5325Path1677=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Collision_Avoidence\nfc_rf_collision_avoidance.c 5704Path1677=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Collision_Avoidence\nfc_rf_collision_avoidance.c
5326Line1680=217 5705Line1680=217
5327Path1680=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso18092.c 5706Path1680=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso18092.c
5328Line1681=1016 5707Line1681=1016
5329Path1681=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c 5708Path1681=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
5330Line1682=386 5709Line1682=386
5331Path1682=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_data_exchange_defs.c 5710Path1682=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_data_exchange_defs.c
5332Line1683=1450 5711Line1683=1450
5333Path1683=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 5712Path1683=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
5334Line1684=1554 5713Line1684=1554
5335Path1684=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 5714Path1684=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
5336Line1684.2=1563 5715Line1684.2=1563
5337Path1684.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 5716Path1684.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
5338Line1684.3=1572 5717Line1684.3=1572
5339Path1684.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 5718Path1684.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
5340Line1684.4=1581 5719Line1684.4=1581
5341Path1684.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 5720Path1684.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
5342Line1684.5=1590 5721Line1684.5=1590
5343Path1684.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 5722Path1684.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
5344Line1684.6=1599 5723Line1684.6=1599
5345Path1684.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 5724Path1684.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
5346Line1684.7=1608 5725Line1684.7=1608
5347Path1684.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 5726Path1684.7=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
5348Line1684.8=1617 5727Line1684.8=1617
5349Path1684.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 5728Path1684.8=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
5350Line1684.9=1626 5729Line1684.9=1626
5351Path1684.9=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 5730Path1684.9=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
5352Line1684.10=1635 5731Line1684.10=1635
5353Path1684.10=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 5732Path1684.10=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
5354Line1684.11=1644 5733Line1684.11=1644
5355Path1684.11=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 5734Path1684.11=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
5356Line1685=1432 5735Line1685=1432
5357Path1685=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 5736Path1685=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
5358Line1686=1707 5737Line1686=1707
5359Path1686=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_vs.c 5738Path1686=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_vs.c
5360Line1687=731 5739Line1687=731
5361Path1687=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c 5740Path1687=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
5362Line1688=496 5741Line1688=496
5363Path1688=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c 5742Path1688=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
5364Line1689=504 5743Line1689=504
5365Path1689=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c 5744Path1689=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
5366Line1689.2=507 5745Line1689.2=507
5367Path1689.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c 5746Path1689.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
5368Line1690=85 5747Line1690=85
5369Path1690=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_trx.c 5748Path1690=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_trx.c
5370Line1690.2=111 5749Line1690.2=111
5371Path1690.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_trx.c 5750Path1690.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_trx.c
5372Line1691=309 5751Line1691=309
5373Path1691=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c 5752Path1691=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
5374Line1691.2=341 5753Line1691.2=341
5375Path1691.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c 5754Path1691.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
5376Line1691.3=364 5755Line1691.3=364
5377Path1691.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c 5756Path1691.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
5378Line1692=457 5757Line1692=457
5379Path1692=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 5758Path1692=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5380Line1693=481 5759Line1693=481
5381Path1693=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 5760Path1693=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5382Line1694=507 5761Line1694=507
5383Path1694=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 5762Path1694=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5384Line1695=1311 5763Line1695=1311
5385Path1695=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 5764Path1695=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5386Line1697=1390 5765Line1697=1390
5387Path1697=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 5766Path1697=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5388Line1698=566 5767Line1698=566
5389Path1698=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 5768Path1698=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5390Line1699=1312 5769Line1699=1312
5391Path1699=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 5770Path1699=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5392Line1700=732 5771Line1700=732
5393Path1700=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 5772Path1700=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5394Line1701=770 5773Line1701=770
5395Path1701=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 5774Path1701=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5396Line1702=784 5775Line1702=784
5397Path1702=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 5776Path1702=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5398Line1704=1555 5777Line1704=1555
5399Path1704=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 5778Path1704=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5400Line1706=459 5779Line1706=459
5401Path1706=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c 5780Path1706=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
5402Line1707=663 5781Line1707=663
5403Path1707=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c 5782Path1707=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
5404Line1707.2=2214 5783Line1707.2=2214
5405Path1707.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c 5784Path1707.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
5406Line1708=786 5785Line1708=786
5407Path1708=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c 5786Path1708=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
5408Line1709=333 5787Line1709=333
5409Path1709=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c 5788Path1709=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
5410Line1709.2=372 5789Line1709.2=372
5411Path1709.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c 5790Path1709.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
5412Line1709.3=385 5791Line1709.3=385
5413Path1709.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c 5792Path1709.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
5414Line1710=430 5793Line1710=430
5415Path1710=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c 5794Path1710=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
5416Line1711=499 5795Line1711=499
5417Path1711=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c 5796Path1711=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
5418Line1712=532 5797Line1712=532
5419Path1712=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c 5798Path1712=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
5420Line1713=910 5799Line1713=910
5421Path1713=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c 5800Path1713=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
5422Line1714=940 5801Line1714=940
5423Path1714=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c 5802Path1714=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
5424Line1715=335 5803Line1715=335
5425Path1715=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c 5804Path1715=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
5426Line1719=727 5805Line1719=727
5427Path1719=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c 5806Path1719=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
5428Line1722=891 5807Line1722=891
5429Path1722=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c 5808Path1722=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
5430Line1722.2=906 5809Line1722.2=906
5431Path1722.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c 5810Path1722.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
5432Line1722.3=913 5811Line1722.3=913
5433Path1722.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c 5812Path1722.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
5434Line1722.4=933 5813Line1722.4=933
5435Path1722.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c 5814Path1722.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
5436Line1722.5=980 5815Line1722.5=980
5437Path1722.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c 5816Path1722.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
5438Line1723=952 5817Line1723=952
5439Path1723=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 5818Path1723=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
5440Line1723.2=1051 5819Line1723.2=1051
5441Path1723.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 5820Path1723.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
5442Line1723.3=1139 5821Line1723.3=1139
5443Path1723.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 5822Path1723.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
5444Line1723.4=1211 5823Line1723.4=1211
5445Path1723.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 5824Path1723.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
5446Line1724=30 5825Line1724=30
5447Path1724=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_CLFdefs.h 5826Path1724=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_CLFdefs.h
5448Line1724.2=40 5827Line1724.2=40
5449Path1724.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_CLFdefs.h 5828Path1724.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_CLFdefs.h
5450Line1724.3=41 5829Line1724.3=41
5451Path1724.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_CLFdefs.h 5830Path1724.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_CLFdefs.h
5452Line1724.4=25 5831Line1724.4=25
5453Path1724.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h 5832Path1724.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h
5454Line1724.5=32 5833Line1724.5=32
5455Path1724.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h 5834Path1724.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h
5456Line1724.6=33 5835Line1724.6=33
5457Path1724.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h 5836Path1724.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h
5458Line1724.7=46 5837Line1724.7=46
5459Path1724.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h 5838Path1724.7=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h
5460Line1724.8=92 5839Line1724.8=92
5461Path1724.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h 5840Path1724.8=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h
5462Line1724.9=93 5841Line1724.9=93
5463Path1724.9=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h 5842Path1724.9=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_PHYdefs.h
5464Line1725=32 5843Line1725=32
5465Path1725=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_CLFdefs.h 5844Path1725=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\NFC_CLFdefs.h
5466Line1727=393 5845Line1727=393
5467Path1727=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep.c 5846Path1727=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep.c
5468Line1728=277 5847Line1728=277
5469Path1728=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c 5848Path1728=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c
5470Line1729=307 5849Line1729=307
5471Path1729=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c 5850Path1729=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c
5472Line1730=341 5851Line1730=341
5473Path1730=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c 5852Path1730=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c
5474Line1731=360 5853Line1731=360
5475Path1731=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c 5854Path1731=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c
5476Line1732=400 5855Line1732=400
5477Path1732=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c 5856Path1732=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c
5478Line1733=416 5857Line1733=416
5479Path1733=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c 5858Path1733=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c
5480Line1734=438 5859Line1734=438
5481Path1734=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c 5860Path1734=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_iso15693_technology.c
5482Line1735=734 5861Line1735=734
5483Path1735=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c 5862Path1735=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
5484Line1738=307 5863Line1738=307
5485Path1738=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c 5864Path1738=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
5486Line1739=350 5865Line1739=350
5487Path1739=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c 5866Path1739=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
5488Line1740=377 5867Line1740=377
5489Path1740=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c 5868Path1740=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
5490Line1741=408 5869Line1741=408
5491Path1741=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c 5870Path1741=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
5492Line1742=480 5871Line1742=480
5493Path1742=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c 5872Path1742=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
5494Line1743=546 5873Line1743=546
5495Path1743=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c 5874Path1743=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
5496Line1744=621 5875Line1744=621
5497Path1744=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c 5876Path1744=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
5498Line1745=1210 5877Line1745=1210
5499Path1745=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 5878Path1745=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
5500Line1745.2=1248 5879Line1745.2=1248
5501Path1745.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 5880Path1745.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
5502Line1745.3=535 5881Line1745.3=535
5503Path1745.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c 5882Path1745.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c
5504Line1745.4=404 5883Line1745.4=404
5505Path1745.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c 5884Path1745.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
5506Line1745.5=536 5885Line1745.5=536
5507Path1745.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c 5886Path1745.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
5508Line1746=1234 5887Line1746=1234
5509Path1746=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 5888Path1746=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
5510Line1746.2=1249 5889Line1746.2=1249
5511Path1746.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 5890Path1746.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
5512Line1746.3=1283 5891Line1746.3=1283
5513Path1746.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 5892Path1746.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
5514Line1746.4=1306 5893Line1746.4=1306
5515Path1746.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 5894Path1746.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
5516Line1746.5=1327 5895Line1746.5=1327
5517Path1746.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 5896Path1746.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
5518Line1746.6=1333 5897Line1746.6=1333
5519Path1746.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 5898Path1746.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
5520Line1746.7=1362 5899Line1746.7=1362
5521Path1746.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 5900Path1746.7=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
5522Line1746.8=1372 5901Line1746.8=1372
5523Path1746.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 5902Path1746.8=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
5524Line1746.9=1381 5903Line1746.9=1381
5525Path1746.9=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 5904Path1746.9=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
5526Line1746.10=1396 5905Line1746.10=1396
5527Path1746.10=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 5906Path1746.10=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
5528Line1774=931 5907Line1774=931
5529Path1774=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 5908Path1774=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
5530Line1775=437 5909Line1775=437
5531Path1775=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 5910Path1775=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
5532Line1775.2=937 5911Line1775.2=937
5533Path1775.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 5912Path1775.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
5534Line1777=683 5913Line1777=683
5535Path1777=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 5914Path1777=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
5536Line1778=737 5915Line1778=737
5537Path1778=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 5916Path1778=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
5538Line1779=671 5917Line1779=671
5539Path1779=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 5918Path1779=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
5540Line1780=1410 5919Line1780=1410
5541Path1780=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 5920Path1780=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
5542Line1783=464 5921Line1783=464
5543Path1783=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 5922Path1783=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
5544Line1784=456 5923Line1784=456
5545Path1784=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 5924Path1784=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
5546Line1785=472 5925Line1785=472
5547Path1785=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 5926Path1785=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
5548Line1786=414 5927Line1786=414
5549Path1786=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 5928Path1786=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
5550Line1787=408 5929Line1787=408
5551Path1787=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 5930Path1787=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
5552Line1788=392 5931Line1788=392
5553Path1788=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 5932Path1788=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
5554Line1789=1057 5933Line1789=1057
5555Path1789=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 5934Path1789=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
5556Line1790=386 5935Line1790=386
5557Path1790=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 5936Path1790=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
5558Line1791=180 5937Line1791=180
5559Path1791=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 5938Path1791=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
5560Line1792=468 5939Line1792=468
5561Path1792=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c 5940Path1792=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
5562Line1792.2=525 5941Line1792.2=525
5563Path1792.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c 5942Path1792.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
5564Line1793=426 5943Line1793=426
5565Path1793=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 5944Path1793=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
5566Line1794=692 5945Line1794=692
5567Path1794=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 5946Path1794=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
5568Line1795=311 5947Line1795=311
5569Path1795=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 5948Path1795=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
5570Line1796=454 5949Line1796=454
5571Path1796=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 5950Path1796=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
5572Line1796.2=1295 5951Line1796.2=1295
5573Path1796.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 5952Path1796.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
5574Line1798=3173 5953Line1798=3173
5575Path1798=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c 5954Path1798=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
5576Line1798.2=3268 5955Line1798.2=3268
5577Path1798.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c 5956Path1798.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
5578Line1799=3162 5957Line1799=3162
5579Path1799=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c 5958Path1799=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
5580Line1799.2=3256 5959Line1799.2=3256
5581Path1799.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c 5960Path1799.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
5582Line1800=420 5961Line1800=420
5583Path1800=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 5962Path1800=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
5584Line1801=995 5963Line1801=995
5585Path1801=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 5964Path1801=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
5586Line1802=3182 5965Line1802=3182
5587Path1802=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c 5966Path1802=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
5588Line1806=410 5967Line1806=410
5589Path1806=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c 5968Path1806=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c
5590Line1807=430 5969Line1807=430
5591Path1807=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c 5970Path1807=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c
5592Line1808=463 5971Line1808=463
5593Path1808=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c 5972Path1808=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c
5594Line1809=3210 5973Line1809=3210
5595Path1809=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c 5974Path1809=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_settings.c
5596Line1810=752 5975Line1810=752
5597Path1810=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 5976Path1810=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
5598Line1811=820 5977Line1811=820
5599Path1811=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 5978Path1811=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
5600Line1812=926 5979Line1812=926
5601Path1812=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 5980Path1812=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
5602Line1813=1080 5981Line1813=1080
5603Path1813=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 5982Path1813=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
5604Line1814=854 5983Line1814=854
5605Path1814=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 5984Path1814=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
5606Line1816=234 5985Line1816=234
5607Path1816=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_admin_gate.c 5986Path1816=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_admin_gate.c
5608Line1818=1936 5987Line1818=1936
5609Path1818=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 5988Path1818=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
5610Line1819=552 5989Line1819=552
5611Path1819=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c 5990Path1819=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
5612Line1820=562 5991Line1820=562
5613Path1820=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c 5992Path1820=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
5614Line1821=556 5993Line1821=556
5615Path1821=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c 5994Path1821=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
5616Line1822=566 5995Line1822=566
5617Path1822=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c 5996Path1822=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
5618Line1823=423 5997Line1823=423
5619Path1823=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 5998Path1823=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
5620Line1824=1884 5999Line1824=1884
5621Path1824=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c 6000Path1824=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
5622Line1824.2=140 6001Line1824.2=140
5623Path1824.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_utils.c 6002Path1824.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_utils.c
5624Line1824.3=217 6003Line1824.3=217
5625Path1824.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_utils.c 6004Path1824.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_utils.c
5626Line1825=224 6005Line1825=224
5627Path1825=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 6006Path1825=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
5628Line1825.2=258 6007Line1825.2=258
5629Path1825.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 6008Path1825.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
5630Line1825.3=268 6009Line1825.3=268
5631Path1825.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 6010Path1825.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
5632Line1825.4=311 6011Line1825.4=311
5633Path1825.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 6012Path1825.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
5634Line1825.5=365 6013Line1825.5=365
5635Path1825.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 6014Path1825.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
5636Line1825.6=387 6015Line1825.6=387
5637Path1825.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 6016Path1825.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
5638Line1825.7=449 6017Line1825.7=449
5639Path1825.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 6018Path1825.7=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
5640Line1825.8=466 6019Line1825.8=466
5641Path1825.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 6020Path1825.8=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
5642Line1825.9=659 6021Line1825.9=659
5643Path1825.9=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 6022Path1825.9=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
5644Line1825.10=688 6023Line1825.10=688
5645Path1825.10=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 6024Path1825.10=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
5646Line1825.11=778 6025Line1825.11=778
5647Path1825.11=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 6026Path1825.11=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
5648Line1825.12=818 6027Line1825.12=818
5649Path1825.12=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c 6028Path1825.12=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
5650Line1826=428 6029Line1826=428
5651Path1826=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c 6030Path1826=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c
5652Line1826.2=447 6031Line1826.2=447
5653Path1826.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c 6032Path1826.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c
5654Line1827=741 6033Line1827=741
5655Path1827=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 6034Path1827=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
5656Line1828=1605 6035Line1828=1605
5657Path1828=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 6036Path1828=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
5658Line1829=762 6037Line1829=762
5659Path1829=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c 6038Path1829=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c
5660Line1830=226 6039Line1830=226
5661Path1830=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 6040Path1830=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
5662Line1831=200 6041Line1831=200
5663Path1831=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 6042Path1831=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
5664Line1832=2334 6043Line1832=2334
5665Path1832=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 6044Path1832=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
5666Line1833=1918 6045Line1833=1918
5667Path1833=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c 6046Path1833=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
5668Line1834=828 6047Line1834=828
5669Path1834=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c 6048Path1834=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c
5670Line1834.2=836 6049Line1834.2=836
5671Path1834.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c 6050Path1834.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_SASE_manager.c
5672Line1835=1736 6051Line1835=1736
5673Path1835=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 6052Path1835=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
5674Line1835.2=1768 6053Line1835.2=1768
5675Path1835.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 6054Path1835.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
5676Line1836=863 6055Line1836=863
5677Path1836=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c 6056Path1836=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
5678Line1837=859 6057Line1837=859
5679Path1837=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c 6058Path1837=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
5680Line1838=855 6059Line1838=855
5681Path1838=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c 6060Path1838=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
5682Line1839=464 6061Line1839=464
5683Path1839=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 6062Path1839=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
5684Line1839.2=467 6063Line1839.2=467
5685Path1839.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 6064Path1839.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
5686Line1839.3=852 6065Line1839.3=852
5687Path1839.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c 6066Path1839.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
5688Line1840=216 6067Line1840=216
5689Path1840=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c 6068Path1840=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
5690Line1841=1360 6069Line1841=1360
5691Path1841=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c 6070Path1841=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
5692Line1842=1834 6071Line1842=1834
5693Path1842=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c 6072Path1842=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
5694Line1843=842 6073Line1843=842
5695Path1843=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c 6074Path1843=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
5696Line1844=1765 6075Line1844=1765
5697Path1844=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_send.c 6076Path1844=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_send.c
5698Line1845=1804 6077Line1845=1804
5699Path1845=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_send.c 6078Path1845=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_send.c
5700Line1846=431 6079Line1846=431
5701Path1846=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 6080Path1846=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
5702Line1847=1275 6081Line1847=1275
5703Path1847=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 6082Path1847=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
5704Line1848=442 6083Line1848=442
5705Path1848=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c 6084Path1848=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
5706Line1848.2=549 6085Line1848.2=549
5707Path1848.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c 6086Path1848.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
5708Line1848.3=666 6087Line1848.3=666
5709Path1848.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c 6088Path1848.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
5710Line1848.4=759 6089Line1848.4=759
5711Path1848.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c 6090Path1848.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
5712Line1848.5=899 6091Line1848.5=899
5713Path1848.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c 6092Path1848.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
5714Line1850=589 6093Line1850=589
5715Path1850=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c 6094Path1850=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
5716Line1851=196 6095Line1851=196
5717Path1851=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c 6096Path1851=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
5718Line1851.2=349 6097Line1851.2=349
5719Path1851.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c 6098Path1851.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
5720Line1851.3=481 6099Line1851.3=481
5721Path1851.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c 6100Path1851.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
5722Line1851.4=606 6101Line1851.4=606
5723Path1851.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c 6102Path1851.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
5724Line1851.5=725 6103Line1851.5=725
5725Path1851.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c 6104Path1851.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
5726Line1851.6=1011 6105Line1851.6=1011
5727Path1851.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c 6106Path1851.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
5728Line1852=906 6107Line1852=906
5729Path1852=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c 6108Path1852=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
5730Line1854=1828 6109Line1854=1828
5731Path1854=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 6110Path1854=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
5732Line1854.2=657 6111Line1854.2=657
5733Path1854.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 6112Path1854.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
5734Line1855=1247 6113Line1855=1247
5735Path1855=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c 6114Path1855=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
5736Line1856=1439 6115Line1856=1439
5737Path1856=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c 6116Path1856=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
5738Line1857=379 6117Line1857=379
5739Path1857=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 6118Path1857=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5740Line1858=1293 6119Line1858=1293
5741Path1858=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c 6120Path1858=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
5742Line1861=173 6121Line1861=173
5743Path1861=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c 6122Path1861=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
5744Line1862=201 6123Line1862=201
5745Path1862=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c 6124Path1862=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
5746Line1863=99 6125Line1863=99
5747Path1863=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_management_gate.c 6126Path1863=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_management_gate.c
5748Line1865=998 6127Line1865=998
5749Path1865=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_greedy_collection.c 6128Path1865=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_greedy_collection.c
5750Line1866=293 6129Line1866=293
5751Path1866=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_admin_gate.c 6130Path1866=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_admin_gate.c
5752Line1867=902 6131Line1867=902
5753Path1867=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_greedy_collection.c 6132Path1867=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_greedy_collection.c
5754Line1868=958 6133Line1868=958
5755Path1868=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 6134Path1868=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
5756Line1869=1142 6135Line1869=1142
5757Path1869=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_vs.c 6136Path1869=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_vs.c
5758Line1870=437 6137Line1870=437
5759Path1870=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 6138Path1870=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
5760Line1871=353 6139Line1871=353
5761Path1871=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c 6140Path1871=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_gate.c
5762Line1872=580 6141Line1872=580
5763Path1872=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 6142Path1872=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5764Line1873=195 6143Line1873=195
5765Path1873=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcf_technology.c 6144Path1873=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcf_technology.c
5766Line1873.2=204 6145Line1873.2=204
5767Path1873.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcf_technology.c 6146Path1873.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcf_technology.c
5768Line1873.3=224 6147Line1873.3=224
5769Path1873.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcf_technology.c 6148Path1873.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcf_technology.c
5770Line1873.4=273 6149Line1873.4=273
5771Path1873.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcf_technology.c 6150Path1873.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcf_technology.c
5772Line1873.5=292 6151Line1873.5=292
5773Path1873.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcf_technology.c 6152Path1873.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcf_technology.c
5774Line1877=1172 6153Line1877=1172
5775Path1877=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 6154Path1877=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5776Line1878=1123 6155Line1878=1123
5777Path1878=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 6156Path1878=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5778Line1879=346 6157Line1879=346
5779Path1879=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c 6158Path1879=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
5780Line1880=1190 6159Line1880=1190
5781Path1880=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c 6160Path1880=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_main_state_machine.c
5782Line1883=665 6161Line1883=665
5783Path1883=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c 6162Path1883=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
5784Line1884=185 6163Line1884=185
5785Path1884=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c 6164Path1884=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
5786Line1884.2=222 6165Line1884.2=222
5787Path1884.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c 6166Path1884.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
5788Line1885=1837 6167Line1885=1837
5789Path1885=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c 6168Path1885=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_main.c
5790Line1886=1095 6169Line1886=1095
5791Path1886=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 6170Path1886=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5792Line1887=1251 6171Line1887=1251
5793Path1887=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c 6172Path1887=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfca_technology.c
5794Line1888=451 6173Line1888=451
5795Path1888=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c 6174Path1888=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\nci\nfc_nci_recv.c
5796Line1889=1145 6175Line1889=1145
5797Path1889=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_utils.c 6176Path1889=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_utils.c
5798Line1891=346 6177Line1891=346
5799Path1891=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c 6178Path1891=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
5800Line1892=812 6179Line1892=812
5801Path1892=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c 6180Path1892=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\nfc_reader_sm.c
5802Line1893=420 6181Line1893=420
5803Path1893=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c 6182Path1893=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
5804Line1894=559 6183Line1894=559
5805Path1894=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c 6184Path1894=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
5806Line1895=920 6185Line1895=920
5807Path1895=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c 6186Path1895=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
5808Line1896=1033 6187Line1896=1033
5809Path1896=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c 6188Path1896=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
5810Line1897=558 6189Line1897=558
5811Path1897=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c 6190Path1897=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
5812Line1898=164 6191Line1898=164
5813Path1898=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c 6192Path1898=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
5814Line1898.2=205 6193Line1898.2=205
5815Path1898.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c 6194Path1898.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
5816Line1898.3=218 6195Line1898.3=218
5817Path1898.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c 6196Path1898.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
5818Line1898.4=245 6197Line1898.4=245
5819Path1898.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c 6198Path1898.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
5820Line1898.5=269 6199Line1898.5=269
5821Path1898.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c 6200Path1898.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
5822Line1898.6=294 6201Line1898.6=294
5823Path1898.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c 6202Path1898.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
5824Line1898.7=337 6203Line1898.7=337
5825Path1898.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c 6204Path1898.7=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
5826Line1898.8=438 6205Line1898.8=438
5827Path1898.8=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c 6206Path1898.8=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
5828Line1898.9=477 6207Line1898.9=477
5829Path1898.9=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c 6208Path1898.9=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_WI.c
5830Line1899=1060 6209Line1899=1060
5831Path1899=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c 6210Path1899=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfcb_technology.c
5832Line1947=1233 6211Line1947=1233
5833Path1947=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c 6212Path1947=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
5834Line2045=138 6213Line2045=138
5835Path2045=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff_Subrate.c 6214Path2045=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff_Subrate.c
5836Line2047=937 6215Line2047=937
5837Path2047=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c 6216Path2047=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
5838Line2048=582 6217Line2048=582
5839Path2048=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\Trace.c 6218Path2048=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\Trace.c
5840Line2049=757 6219Line2049=757
5841Path2049=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c 6220Path2049=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c
5842Line2049.2=4711 6221Line2049.2=4711
5843Path2049.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c 6222Path2049.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c
5844Line2050=1358 6223Line2050=1358
5845Path2050=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c 6224Path2050=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
5846Line2051=242 6225Line2051=242
5847Path2051=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c 6226Path2051=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
5848Line2052=1206 6227Line2052=1206
5849Path2052=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c 6228Path2052=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
5850Line2053=1684 6229Line2053=1684
5851Path2053=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c 6230Path2053=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
5852Line2054=1819 6231Line2054=1819
5853Path2054=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c 6232Path2054=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
5854Line2055=1936 6233Line2055=1936
5855Path2055=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c 6234Path2055=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
5856Line2056=2046 6235Line2056=2046
5857Path2056=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c 6236Path2056=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
5858Line2057=863 6237Line2057=863
5859Path2057=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c 6238Path2057=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcicmd.c
5860Line2058=698 6239Line2058=698
5861Path2058=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcievt.c 6240Path2058=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\Customers\palau_hcievt.c
5862Line2060=238 6241Line2060=238
5863Path2060=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIT\HCI_SCO_Transport.c 6242Path2060=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIT\HCI_SCO_Transport.c
5864Line2062=693 6243Line2062=693
5865Path2062=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Utils.c 6244Path2062=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Utils.c
5866Line2065=663 6245Line2065=663
5867Path2065=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c 6246Path2065=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
5868Line2070=575 6247Line2070=575
5869Path2070=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 6248Path2070=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
5870Line2072=298 6249Line2072=298
5871Path2072=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c 6250Path2072=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c
5872Line2074=640 6251Line2074=640
5873Path2074=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c 6252Path2074=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\Cdc.c
5874Line2075=1065 6253Line2075=1065
5875Path2075=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 6254Path2075=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
5876Line2076=968 6255Line2076=968
5877Path2076=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c 6256Path2076=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
5878Line2077=661 6257Line2077=661
5879Path2077=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c 6258Path2077=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c
5880Line2078=2472 6259Line2078=2472
5881Path2078=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 6260Path2078=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
5882Line2079=2546 6261Line2079=2546
5883Path2079=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 6262Path2079=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
5884Line2081=2763 6263Line2081=2763
5885Path2081=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 6264Path2081=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
5886Line2088=3238 6265Line2088=3238
5887Path2088=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 6266Path2088=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
5888Line2089=3262 6267Line2089=3262
5889Path2089=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 6268Path2089=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
5890Line2090=3271 6269Line2090=3271
5891Path2090=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 6270Path2090=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
5892Line2091=256 6271Line2091=256
5893Path2091=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c 6272Path2091=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c
5894Line2092=215 6273Line2092=215
5895Path2092=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c 6274Path2092=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\utils.c
5896Line2094=93 6275Line2094=93
5897Path2094=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c 6276Path2094=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
5898Line2095=131 6277Line2095=131
5899Path2095=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c 6278Path2095=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
5900Line2095.2=406 6279Line2095.2=406
5901Path2095.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c 6280Path2095.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
5902Line2096=428 6281Line2096=428
5903Path2096=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c 6282Path2096=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
5904Line2097=442 6283Line2097=442
5905Path2097=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c 6284Path2097=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
5906Line2099=493 6285Line2099=493
5907Path2099=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c 6286Path2099=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
5908Line2100=501 6287Line2100=501
5909Path2100=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c 6288Path2100=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
5910Line2103=1129 6289Line2103=1129
5911Path2103=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c 6290Path2103=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
5912Line2107=927 6291Line2107=927
5913Path2107=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c 6292Path2107=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Hold.c
5914Line2110=731 6293Line2110=731
5915Path2110=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Inquiry.c 6294Path2110=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Inquiry.c
5916Line2111=886 6295Line2111=886
5917Path2111=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Inquiry.c 6296Path2111=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Inquiry.c
5918Line2112=527 6297Line2112=527
5919Path2112=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c 6298Path2112=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
5920Line2113=604 6299Line2113=604
5921Path2113=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c 6300Path2113=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
5922Line2114=684 6301Line2114=684
5923Path2114=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c 6302Path2114=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
5924Line2115=753 6303Line2115=753
5925Path2115=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c 6304Path2115=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_InquiryScan.c
5926Line2116=261 6305Line2116=261
5927Path2116=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c 6306Path2116=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LSTO.c
5928Line2117=990 6307Line2117=990
5929Path2117=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c 6308Path2117=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_MS_Switch.c
5930Line2118=394 6309Line2118=81
5931Path2118=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Main.c 6310Path2118=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_sleep.c
5932Line2118.2=1721 6311Line2118.2=394
5933Path2118.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c 6312Path2118.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Main.c
5934Line2118.3=81 6313Line2118.3=1721
5935Path2118.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\ANT\upper_mac\ant_sleep.c 6314Path2118.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
5936Line2119=637 6315Line2119=637
5937Path2119=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Page.c 6316Path2119=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Page.c
5938Line2120=1401 6317Line2120=1401
5939Path2120=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 6318Path2120=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
5940Line2121=1503 6319Line2121=1503
5941Path2121=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c 6320Path2121=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c
5942Line2122=2298 6321Line2122=2298
5943Path2122=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 6322Path2122=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
5944Line2125=502 6323Line2125=502
5945Path2125=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c 6324Path2125=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
5946Line2126=584 6325Line2126=584
5947Path2126=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c 6326Path2126=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
5948Line2127=645 6327Line2127=645
5949Path2127=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c 6328Path2127=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
5950Line2128=744 6329Line2128=744
5951Path2128=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c 6330Path2128=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
5952Line2129=807 6331Line2129=807
5953Path2129=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c 6332Path2129=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
5954Line2130=848 6333Line2130=848
5955Path2130=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c 6334Path2130=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PageScan.c
5956Line2132=301 6335Line2132=301
5957Path2132=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c 6336Path2132=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
5958Line2132.2=349 6337Line2132.2=349
5959Path2132.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c 6338Path2132.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
5960Line2132.3=410 6339Line2132.3=410
5961Path2132.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c 6340Path2132.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
5962Line2132.4=431 6341Line2132.4=431
5963Path2132.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c 6342Path2132.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
5964Line2135=274 6343Line2135=274
5965Path2135=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 6344Path2135=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
5966Line2136=350 6345Line2136=350
5967Path2136=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 6346Path2136=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
5968Line2147=261 6347Line2147=261
5969Path2147=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c 6348Path2147=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
5970Line2148=647 6349Line2148=647
5971Path2148=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 6350Path2148=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
5972Line2149=270 6351Line2149=270
5973Path2149=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c 6352Path2149=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
5974Line2150=2640 6353Line2150=2640
5975Path2150=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 6354Path2150=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
5976Line2151=2728 6355Line2151=2728
5977Path2151=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 6356Path2151=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
5978Line2152=3003 6357Line2152=3003
5979Path2152=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 6358Path2152=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
5980Line2153=3094 6359Line2153=3094
5981Path2153=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 6360Path2153=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
5982Line2155=340 6361Line2155=340
5983Path2155=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 6362Path2155=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
5984Line2156=426 6363Line2156=426
5985Path2156=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 6364Path2156=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
5986Line2157=431 6365Line2157=431
5987Path2157=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 6366Path2157=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
5988Line2158=717 6367Line2158=717
5989Path2158=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 6368Path2158=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
5990Line2160=940 6369Line2160=940
5991Path2160=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 6370Path2160=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
5992Line2161=982 6371Line2161=982
5993Path2161=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 6372Path2161=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
5994Line2163=652 6373Line2163=652
5995Path2163=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 6374Path2163=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
5996Line2167=2072 6375Line2167=2072
5997Path2167=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 6376Path2167=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
5998Line2168=2205 6377Line2168=2205
5999Path2168=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 6378Path2168=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
6000Line2169=2234 6379Line2169=2234
6001Path2169=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 6380Path2169=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
6002Line2170=2281 6381Line2170=2281
6003Path2170=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 6382Path2170=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
6004Line2171=2342 6383Line2171=2342
6005Path2171=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 6384Path2171=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
6006Line2172=2530 6385Line2172=2530
6007Path2172=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 6386Path2172=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
6008Line2173=2738 6387Line2173=2738
6009Path2173=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 6388Path2173=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
6010Line2174=2788 6389Line2174=2788
6011Path2174=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 6390Path2174=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
6012Line2175=2917 6391Line2175=2917
6013Path2175=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 6392Path2175=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
6014Line2176=2926 6393Line2176=2926
6015Path2176=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c 6394Path2176=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_TestMode.c
6016Line2177=322 6395Line2177=322
6017Path2177=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 6396Path2177=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
6018Line2178=769 6397Line2178=769
6019Path2178=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 6398Path2178=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
6020Line2179=996 6399Line2179=996
6021Path2179=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 6400Path2179=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
6022Line2180=145 6401Line2180=145
6023Path2180=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Windy.c 6402Path2180=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Windy.c
6024Line2181=2412 6403Line2181=2412
6025Path2181=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c 6404Path2181=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
6026Line2182=1432 6405Line2182=1432
6027Path2182=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 6406Path2182=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
6028Line2183=1569 6407Line2183=1569
6029Path2183=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 6408Path2183=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
6030Line2184=3032 6409Line2184=3032
6031Path2184=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvhci.c 6410Path2184=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvhci.c
6032Line2185=647 6411Line2185=647
6033Path2185=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 6412Path2185=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
6034Line2186=739 6413Line2186=739
6035Path2186=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c 6414Path2186=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
6036Line2187=767 6415Line2187=767
6037Path2187=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c 6416Path2187=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
6038Line2188=1199 6417Line2188=1199
6039Path2188=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c 6418Path2188=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
6040Line2188.2=1230 6419Line2188.2=1230
6041Path2188.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c 6420Path2188.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
6042Line2189=1262 6421Line2189=1262
6043Path2189=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c 6422Path2189=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmrcvlc.c
6044Line2190=1939 6423Line2190=1939
6045Path2190=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 6424Path2190=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
6046Line2192=349 6425Line2192=349
6047Path2192=M:\Omri_WPAN_45nm_FW_4_SP\ti\Utils\utils.c 6426Path2192=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Utils\utils.c
6048Line2198=640 6427Line2198=640
6049Path2198=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c 6428Path2198=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Afh.c
6050Line2200=2359 6429Line2200=2359
6051Path2200=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c 6430Path2200=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\system_init.c
6052Line2201=1517 6431Line2201=1517
6053Path2201=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c 6432Path2201=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_afh.c
6054Line2202=844 6433Line2202=844
6055Path2202=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c 6434Path2202=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_authentication.c
6056Line2203=622 6435Line2203=622
6057Path2203=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c 6436Path2203=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_encrypt.c
6058Line2204=372 6437Line2204=372
6059Path2204=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_hold.c 6438Path2204=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_hold.c
6060Line2205=474 6439Line2205=474
6061Path2205=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_hold.c 6440Path2205=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_hold.c
6062Line2206=647 6441Line2206=647
6063Path2206=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_pairing.c 6442Path2206=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_pairing.c
6064Line2207=360 6443Line2207=360
6065Path2207=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Mailbox\osa_mailbox.c 6444Path2207=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Mailbox\osa_mailbox.c
6066Line2218=425 6445Line2218=425
6067Path2218=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Mailbox\osa_mailbox.c 6446Path2218=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Mailbox\osa_mailbox.c
6068Line2220=663 6447Line2220=663
6069Path2220=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c 6448Path2220=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff.c
6070Line2222=1476 6449Line2222=1476
6071Path2222=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c 6450Path2222=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
6072Line2223=2606 6451Line2223=2606
6073Path2223=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 6452Path2223=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
6074Line2224=335 6453Line2224=335
6075Path2224=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 6454Path2224=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
6076Line2225=427 6455Line2225=427
6077Path2225=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 6456Path2225=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
6078Line2226=327 6457Line2226=327
6079Path2226=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c 6458Path2226=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
6080Line2227=692 6459Line2227=692
6081Path2227=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 6460Path2227=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
6082Line2228=1166 6461Line2228=1166
6083Path2228=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 6462Path2228=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
6084Line2229=1497 6463Line2229=1497
6085Path2229=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 6464Path2229=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
6086Line2230=1587 6465Line2230=1587
6087Path2230=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 6466Path2230=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
6088Line2231=1927 6467Line2231=1927
6089Path2231=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 6468Path2231=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
6090Line2232=2104 6469Line2232=2104
6091Path2232=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 6470Path2232=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
6092Line2234=393 6471Line2234=393
6093Path2234=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c 6472Path2234=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
6094Line2235=2754 6473Line2235=2754
6095Path2235=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 6474Path2235=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
6096Line2236=2828 6475Line2236=2828
6097Path2236=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 6476Path2236=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
6098Line2237=206 6477Line2237=206
6099Path2237=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Piconizer.c 6478Path2237=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Piconizer.c
6100Line2238=2092 6479Line2238=2092
6101Path2238=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 6480Path2238=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
6102Line2239=3224 6481Line2239=3224
6103Path2239=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 6482Path2239=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
6104Line2240=845 6483Line2240=845
6105Path2240=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 6484Path2240=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
6106Line2241=3281 6485Line2241=3281
6107Path2241=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 6486Path2241=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
6108Line2242=3308 6487Line2242=3308
6109Path2242=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c 6488Path2242=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_voice.c
6110Line2243=1549 6489Line2243=1549
6111Path2243=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 6490Path2243=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
6112Line2245=2412 6491Line2245=2412
6113Path2245=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 6492Path2245=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
6114Line2246=2442 6493Line2246=2442
6115Path2246=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 6494Path2246=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
6116Line2247=1107 6495Line2247=1107
6117Path2247=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c 6496Path2247=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\RF_Tester.c
6118Line2249=169 6497Line2249=169
6119Path2249=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c 6498Path2249=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
6120Line2249.2=939 6499Line2249.2=939
6121Path2249.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c 6500Path2249.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
6122Line2250=226 6501Line2250=226
6123Path2250=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c 6502Path2250=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
6124Line2251=289 6503Line2251=289
6125Path2251=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c 6504Path2251=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
6126Line2252=469 6505Line2252=469
6127Path2252=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c 6506Path2252=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
6128Line2254=363 6507Line2254=363
6129Path2254=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\timer_handler.c 6508Path2254=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\timer_handler.c
6130Line2256=1417 6509Line2256=1417
6131Path2256=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c 6510Path2256=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
6132Line2256.2=1492 6511Line2256.2=1492
6133Path2256.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c 6512Path2256.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
6134Line2256.3=1558 6513Line2256.3=1558
6135Path2256.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c 6514Path2256.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
6136Line2266=357 6515Line2266=357
6137Path2266=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 6516Path2266=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
6138Line2267=1526 6517Line2267=1526
6139Path2267=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 6518Path2267=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
6140Line2268=1617 6519Line2268=1617
6141Path2268=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 6520Path2268=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
6142Line2278=331 6521Line2278=331
6143Path2278=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPevt.c 6522Path2278=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPevt.c
6144Line2278.2=194 6523Line2278.2=194
6145Path2278.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c 6524Path2278.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
6146Line2279=235 6525Line2279=235
6147Path2279=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c 6526Path2279=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
6148Line2280=811 6527Line2280=811
6149Path2280=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c 6528Path2280=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
6150Line2281=865 6529Line2281=865
6151Path2281=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c 6530Path2281=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
6152Line2282=916 6531Line2282=916
6153Path2282=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c 6532Path2282=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
6154Line2283=935 6533Line2283=935
6155Path2283=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c 6534Path2283=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
6156Line2284=1116 6535Line2284=1116
6157Path2284=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c 6536Path2284=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
6158Line2285=1208 6537Line2285=1208
6159Path2285=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c 6538Path2285=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_e2prom.c
6160Line2286=234 6539Line2286=234
6161Path2286=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_manager.c 6540Path2286=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\I2C\i2c_manager.c
6162Line2291=611 6541Line2291=611
6163Path2291=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 6542Path2291=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
6164Line2292=1572 6543Line2292=1572
6165Path2292=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 6544Path2292=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
6166Line2293=1929 6545Line2293=1929
6167Path2293=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 6546Path2293=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
6168Line2294=2092 6547Line2294=2092
6169Path2294=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c 6548Path2294=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H5\H5_Protocol.c
6170Line2298=891 6549Line2298=891
6171Path2298=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 6550Path2298=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
6172Line2299=2153 6551Line2299=2153
6173Path2299=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 6552Path2299=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
6174Line2299.2=2182 6553Line2299.2=2182
6175Path2299.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 6554Path2299.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
6176Line2300=110 6555Line2300=110
6177Path2300=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c 6556Path2300=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
6178Line2301=155 6557Line2301=155
6179Path2301=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c 6558Path2301=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
6180Line2302=1316 6559Line2302=1316
6181Path2302=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c 6560Path2302=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
6182Line2303=204 6561Line2303=204
6183Path2303=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\Uart_Hci.c 6562Path2303=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\Uart_Hci.c
6184Line2303.2=278 6563Line2303.2=278
6185Path2303.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\Uart_Hci.c 6564Path2303.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\Uart_Hci.c
6186Line2304=518 6565Line2304=518
6187Path2304=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\Uart_Hci.c 6566Path2304=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\Uart_Hci.c
6188Line2305=523 6567Line2305=523
6189Path2305=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c 6568Path2305=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c
6190Line2306=483 6569Line2306=483
6191Path2306=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c 6570Path2306=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
6192Line2307=526 6571Line2307=526
6193Path2307=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c 6572Path2307=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c
6194Line2308=2672 6573Line2308=2672
6195Path2308=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c 6574Path2308=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_voice.c
6196Line2311=3292 6575Line2311=3292
6197Path2311=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 6576Path2311=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
6198Line2313=2979 6577Line2313=2979
6199Path2313=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c 6578Path2313=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acltm.c
6200Line2314=723 6579Line2314=723
6201Path2314=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 6580Path2314=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
6202Line2315=767 6581Line2315=767
6203Path2315=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 6582Path2315=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
6204Line2316=684 6583Line2316=684
6205Path2316=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 6584Path2316=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
6206Line2317=777 6585Line2317=777
6207Path2317=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 6586Path2317=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
6208Line2318=724 6587Line2318=724
6209Path2318=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c 6588Path2318=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Link_Manager.c
6210Line2321=1572 6589Line2321=1572
6211Path2321=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c 6590Path2321=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\spi\spi.c
6212Line2322=404 6591Line2322=404
6213Path2322=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c 6592Path2322=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c
6214Line2324=322 6593Line2324=322
6215Path2324=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\DMA\Dma.c 6594Path2324=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\DMA\Dma.c
6216Line2325=861 6595Line2325=861
6217Path2325=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c 6596Path2325=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c
6218Line2330=339 6597Line2330=339
6219Path2330=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c 6598Path2330=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\Palau_Transport_Utils\Palau_Transport_Utils.c
6220Line2331=2144 6599Line2331=2144
6221Path2331=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c 6600Path2331=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
6222Line2335=187 6601Line2335=187
6223Path2335=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 6602Path2335=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
6224Line2336=353 6603Line2336=353
6225Path2336=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 6604Path2336=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
6226Line2337=400 6605Line2337=400
6227Path2337=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 6606Path2337=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
6228Line2338=491 6607Line2338=491
6229Path2338=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 6608Path2338=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
6230Line2339=294 6609Line2339=294
6231Path2339=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 6610Path2339=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
6232Line2341=728 6611Line2341=728
6233Path2341=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 6612Path2341=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
6234Line2342=3332 6613Line2342=3332
6235Path2342=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 6614Path2342=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
6236Line2343=642 6615Line2343=642
6237Path2343=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 6616Path2343=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
6238Line2344=2281 6617Line2344=2281
6239Path2344=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c 6618Path2344=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
6240Line2346=163 6619Line2346=163
6241Path2346=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c 6620Path2346=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
6242Line2347=200 6621Line2347=200
6243Path2347=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPevt.c 6622Path2347=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPevt.c
6244Line2350=169 6623Line2350=169
6245Path2350=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 6624Path2350=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
6246Line2351=3199 6625Line2351=3199
6247Path2351=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 6626Path2351=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
6248Line2352=1348 6627Line2352=1348
6249Path2352=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 6628Path2352=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
6250Line2353=1360 6629Line2353=1360
6251Path2353=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 6630Path2353=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
6252Line2354=1366 6631Line2354=1366
6253Path2354=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 6632Path2354=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
6254Line2355=1354 6633Line2355=1354
6255Path2355=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 6634Path2355=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
6256Line2356=4146 6635Line2356=4146
6257Path2356=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c 6636Path2356=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicrcv.c
6258Line2357=861 6637Line2357=861
6259Path2357=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c 6638Path2357=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c
6260Line2363=313 6639Line2363=313
6261Path2363=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c 6640Path2363=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
6262Line2365=269 6641Line2365=269
6263Path2365=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c 6642Path2365=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
6264Line2367=767 6643Line2367=767
6265Path2367=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c 6644Path2367=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c
6266Line2368=68 6645Line2368=68
6267Path2368=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\internal\top_semaphores.c 6646Path2368=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\internal\top_semaphores.c
6268Line2369=2534 6647Line2369=2534
6269Path2369=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c 6648Path2369=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_VoiceManager.c
6270Line2370=154 6649Line2370=154
6271Path2370=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff_Subrate.c 6650Path2370=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff_Subrate.c
6272Line2371=215 6651Line2371=215
6273Path2371=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff_Subrate.c 6652Path2371=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff_Subrate.c
6274Line2373=438 6653Line2373=438
6275Path2373=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c 6654Path2373=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
6276Line2374=3944 6655Line2374=3944
6277Path2374=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 6656Path2374=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
6278Line2374.2=4108 6657Line2374.2=4108
6279Path2374.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 6658Path2374.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
6280Line2374.3=4171 6659Line2374.3=4171
6281Path2374.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 6660Path2374.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
6282Line2374.4=4212 6661Line2374.4=4212
6283Path2374.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c 6662Path2374.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acllmp.c
6284Line2375=498 6663Line2375=498
6285Path2375=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c 6664Path2375=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_sniff_subrate.c
6286Line2376=353 6665Line2376=353
6287Path2376=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 6666Path2376=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
6288Line2377=146 6667Line2377=146
6289Path2377=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c 6668Path2377=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\ECDH\ECDHCalculator.c
6290Line2379=183 6669Line2379=183
6291Path2379=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c 6670Path2379=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
6292Line2383=407 6671Line2383=407
6293Path2383=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c 6672Path2383=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\acl\acl_simple_pair.c
6294Line2384=870 6673Line2384=525
6295Path2384=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 6674Path2384=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
6296Line2384.2=525 6675Line2384.2=870
6297Path2384.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 6676Path2384.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
6298Line2388=796 6677Line2388=796
6299Path2388=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c 6678Path2388=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Synchronizer.c
6300Line2389=765 6679Line2389=765
6301Path2389=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 6680Path2389=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
6302Line2390=572 6681Line2390=572
6303Path2390=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 6682Path2390=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
6304Line2394=655 6683Line2394=655
6305Path2394=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c 6684Path2394=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
6306Line2395=1879 6685Line2395=1879
6307Path2395=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c 6686Path2395=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_CmdIF.c
6308Line2396=227 6687Line2396=227
6309Path2396=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\diamond_post_patch.c 6688Path2396=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\diamond_post_patch.c
6310Line2400=5059 6689Line2400=5059
6311Path2400=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6690Path2400=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6312Line2401=669 6691Line2401=669
6313Path2401=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_1.c 6692Path2401=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_1.c
6314Line2403=1466 6693Line2403=1466
6315Path2403=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 6694Path2403=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
6316Line2404=1118 6695Line2404=1118
6317Path2404=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_TOP.c 6696Path2404=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_TOP.c
6318Line2404.2=1235 6697Line2404.2=1235
6319Path2404.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_TOP.c 6698Path2404.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_TOP.c
6320Line2404.3=376 6699Line2404.3=376
6321Path2404.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_1.c 6700Path2404.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_1.c
6322Line2404.4=396 6701Line2404.4=396
6323Path2404.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_2.c 6702Path2404.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_2.c
6324Line2405=1299 6703Line2405=1299
6325Path2405=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 6704Path2405=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
6326Line2409=285 6705Line2409=285
6327Path2409=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Mailbox\osa_mailbox.c 6706Path2409=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Mailbox\osa_mailbox.c
6328Line2413=207 6707Line2413=207
6329Path2413=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\HostInterface.c 6708Path2413=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\HostInterface.c
6330Line2414=324 6709Line2414=324
6331Path2414=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Mailbox\osa_mailbox.c 6710Path2414=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Mailbox\osa_mailbox.c
6332Line2415=385 6711Line2415=385
6333Path2415=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Mailbox\osa_mailbox.c 6712Path2415=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Mailbox\osa_mailbox.c
6334Line2416=1278 6713Line2416=1278
6335Path2416=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c 6714Path2416=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
6336Line2417=1919 6715Line2417=1919
6337Path2417=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c 6716Path2417=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
6338Line2418=757 6717Line2418=757
6339Path2418=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c 6718Path2418=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
6340Line2419=1600 6719Line2419=1600
6341Path2419=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c 6720Path2419=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
6342Line2420=1066 6721Line2420=1066
6343Path2420=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c 6722Path2420=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
6344Line2421=802 6723Line2421=802
6345Path2421=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6724Path2421=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6346Line2422=982 6725Line2422=982
6347Path2422=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c 6726Path2422=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
6348Line2423=1100 6727Line2423=1100
6349Path2423=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 6728Path2423=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
6350Line2424=986 6729Line2424=986
6351Path2424=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c 6730Path2424=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
6352Line2425=1081 6731Line2425=1081
6353Path2425=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_1.c 6732Path2425=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_1.c
6354Line2425.2=1228 6733Line2425.2=1228
6355Path2425.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_1.c 6734Path2425.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\basic_services\top_general_1.c
6356Line2426=1849 6735Line2426=1849
6357Path2426=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 6736Path2426=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
6358Line2427=616 6737Line2427=616
6359Path2427=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 6738Path2427=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
6360Line2428=790 6739Line2428=790
6361Path2428=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c 6740Path2428=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
6362Line2428.2=1276 6741Line2428.2=1276
6363Path2428.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c 6742Path2428.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_avpr.c
6364Line2429=880 6743Line2429=880
6365Path2429=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 6744Path2429=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
6366Line2430=149 6745Line2430=149
6367Path2430=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\transport_detection\Transport_Detection.c 6746Path2430=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\transport_detection\Transport_Detection.c
6368Line2431=198 6747Line2431=198
6369Path2431=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c 6748Path2431=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
6370Line2432=150 6749Line2432=150
6371Path2432=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c 6750Path2432=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
6372Line2433=1474 6751Line2433=1474
6373Path2433=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 6752Path2433=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
6374Line2434=128 6753Line2434=128
6375Path2434=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c 6754Path2434=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcic\hcicsnd.c
6376Line2435=1072 6755Line2435=1072
6377Path2435=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c 6756Path2435=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
6378Line2436=445 6757Line2436=445
6379Path2436=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c 6758Path2436=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
6380Line2437=5014 6759Line2437=5014
6381Path2437=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 6760Path2437=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
6382Line2438=4996 6761Line2438=4996
6383Path2438=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 6762Path2438=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
6384Line2439=5020 6763Line2439=5020
6385Path2439=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 6764Path2439=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
6386Line2440=1908 6765Line2440=1908
6387Path2440=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\drpb.c 6766Path2440=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\drpb.c
6388Line2441=2170 6767Line2441=2170
6389Path2441=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c 6768Path2441=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
6390Line2442=5005 6769Line2442=5005
6391Path2442=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 6770Path2442=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
6392Line2443=2239 6771Line2443=2239
6393Path2443=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c 6772Path2443=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
6394Line2543=1789 6773Line2543=1789
6395Path2543=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6774Path2543=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6396Line2544=1359 6775Line2544=1359
6397Path2544=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6776Path2544=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6398Line2545=1361 6777Line2545=1361
6399Path2545=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6778Path2545=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6400Line2546=1366 6779Line2546=1366
6401Path2546=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6780Path2546=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6402Line2547=1370 6781Line2547=1370
6403Path2547=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6782Path2547=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6404Line2548=961 6783Line2548=961
6405Path2548=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6784Path2548=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6406Line2549=778 6785Line2549=778
6407Path2549=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6786Path2549=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6408Line2549.2=914 6787Line2549.2=914
6409Path2549.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6788Path2549.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6410Line2549.3=979 6789Line2549.3=979
6411Path2549.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6790Path2549.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6412Line2549.4=1034 6791Line2549.4=1034
6413Path2549.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6792Path2549.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6414Line2551=364 6793Line2551=364
6415Path2551=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6794Path2551=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6416Line2552=3871 6795Line2552=3871
6417Path2552=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 6796Path2552=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
6418Line2553=227 6797Line2553=227
6419Path2553=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6798Path2553=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6420Line2553.2=247 6799Line2553.2=247
6421Path2553.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6800Path2553.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6422Line2553.3=267 6801Line2553.3=267
6423Path2553.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6802Path2553.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6424Line2553.4=285 6803Line2553.4=285
6425Path2553.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6804Path2553.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6426Line2555=1484 6805Line2555=1484
6427Path2555=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 6806Path2555=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
6428Line2556=230 6807Line2556=230
6429Path2556=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 6808Path2556=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
6430Line2557=1256 6809Line2557=1256
6431Path2557=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6810Path2557=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6432Line2558=842 6811Line2558=842
6433Path2558=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c 6812Path2558=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
6434Line2559=1406 6813Line2559=1406
6435Path2559=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c 6814Path2559=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
6436Line2561=651 6815Line2561=651
6437Path2561=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c 6816Path2561=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
6438Line2562=1046 6817Line2562=1046
6439Path2562=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 6818Path2562=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
6440Line2564=1075 6819Line2564=1075
6441Path2564=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 6820Path2564=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
6442Line2565=95 6821Line2565=95
6443Path2565=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_activity.c 6822Path2565=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_activity.c
6444Line2565.2=148 6823Line2565.2=148
6445Path2565.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_activity.c 6824Path2565.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_activity.c
6446Line2567=1884 6825Line2567=1884
6447Path2567=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 6826Path2567=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
6448Line2568=2140 6827Line2568=2140
6449Path2568=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 6828Path2568=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
6450Line2569=2092 6829Line2569=2092
6451Path2569=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 6830Path2569=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
6452Line2570=126 6831Line2570=126
6453Path2570=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 6832Path2570=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
6454Line2571=995 6833Line2571=995
6455Path2571=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 6834Path2571=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
6456Line2572=148 6835Line2572=148
6457Path2572=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 6836Path2572=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
6458Line2573=980 6837Line2573=980
6459Path2573=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 6838Path2573=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
6460Line2575=1272 6839Line2575=1272
6461Path2575=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 6840Path2575=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
6462Line2576=1277 6841Line2576=1277
6463Path2576=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 6842Path2576=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
6464Line2577=687 6843Line2577=687
6465Path2577=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 6844Path2577=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
6466Line2578=712 6845Line2578=712
6467Path2578=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 6846Path2578=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
6468Line2580=877 6847Line2580=877
6469Path2580=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 6848Path2580=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
6470Line2580.2=907 6849Line2580.2=907
6471Path2580.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 6850Path2580.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
6472Line2581=1485 6851Line2581=1485
6473Path2581=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c 6852Path2581=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
6474Line2582=1943 6853Line2582=1943
6475Path2582=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 6854Path2582=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
6476Line2602=507 6855Line2602=507
6477Path2602=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 6856Path2602=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
6478Line2603=6048 6857Line2603=6048
6479Path2603=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6858Path2603=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6480Line2604=2189 6859Line2604=2189
6481Path2604=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6860Path2604=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6482Line2606=1983 6861Line2606=1983
6483Path2606=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6862Path2606=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6484Line2614=1729 6863Line2614=1729
6485Path2614=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6864Path2614=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6486Line2615=1993 6865Line2615=1993
6487Path2615=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6866Path2615=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6488Line2616=497 6867Line2616=497
6489Path2616=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 6868Path2616=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
6490Line2617=5878 6869Line2617=5878
6491Path2617=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6870Path2617=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6492Line2618=1969 6871Line2618=1969
6493Path2618=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6872Path2618=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6494Line2619=429 6873Line2619=429
6495Path2619=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 6874Path2619=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
6496Line2620=463 6875Line2620=463
6497Path2620=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 6876Path2620=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
6498Line2624=3570 6877Line2624=3570
6499Path2624=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6878Path2624=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6500Line2625=3589 6879Line2625=3589
6501Path2625=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6880Path2625=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6502Line2626=3689 6881Line2626=3689
6503Path2626=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6882Path2626=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6504Line2627=567 6883Line2627=567
6505Path2627=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_main.c 6884Path2627=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_main.c
6506Line2628=3355 6885Line2628=3355
6507Path2628=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6886Path2628=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6508Line2628.2=4481 6887Line2628.2=4481
6509Path2628.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6888Path2628.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6510Line2633=3382 6889Line2633=3382
6511Path2633=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6890Path2633=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6512Line2633.2=4507 6891Line2633.2=4507
6513Path2633.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6892Path2633.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6514Line2634=229 6893Line2634=229
6515Path2634=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 6894Path2634=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
6516Line2641=5724 6895Line2641=5724
6517Path2641=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6896Path2641=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6518Line2643=604 6897Line2643=604
6519Path2643=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 6898Path2643=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
6520Line2645=1124 6899Line2645=1124
6521Path2645=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 6900Path2645=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
6522Line2648=1001 6901Line2648=1001
6523Path2648=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 6902Path2648=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
6524Line2649=1097 6903Line2649=1097
6525Path2649=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 6904Path2649=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
6526Line2651=5705 6905Line2651=5705
6527Path2651=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6906Path2651=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6528Line2656=1915 6907Line2656=1915
6529Path2656=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6908Path2656=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6530Line2665=1572 6909Line2665=1572
6531Path2665=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 6910Path2665=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
6532Line2666=1681 6911Line2666=1681
6533Path2666=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 6912Path2666=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
6534Line2669=2015 6913Line2669=2015
6535Path2669=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c 6914Path2669=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
6536Line2670=2022 6915Line2670=2022
6537Path2670=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c 6916Path2670=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
6538Line2671=2031 6917Line2671=2031
6539Path2671=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c 6918Path2671=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd_BT.c
6540Line2672=1348 6919Line2672=1348
6541Path2672=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 6920Path2672=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
6542Line2682=802 6921Line2682=802
6543Path2682=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_activity_core.c 6922Path2682=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_activity_core.c
6544Line2682.2=1385 6923Line2682.2=1385
6545Path2682.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_activity_core.c 6924Path2682.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_activity_core.c
6546Line2682.3=1024 6925Line2682.3=1024
6547Path2682.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 6926Path2682.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
6548Line2682.4=1814 6927Line2682.4=1814
6549Path2682.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 6928Path2682.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
6550Line2682.5=1924 6929Line2682.5=1924
6551Path2682.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 6930Path2682.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
6552Line2682.6=1162 6931Line2682.6=1162
6553Path2682.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 6932Path2682.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
6554Line2686=313 6933Line2686=313
6555Path2686=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 6934Path2686=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
6556Line2687=169 6935Line2687=169
6557Path2687=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_protocol_utils.c 6936Path2687=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_protocol_utils.c
6558Line2689=1273 6937Line2689=1273
6559Path2689=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_activity_core.c 6938Path2689=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_activity_core.c
6560Line2690=1341 6939Line2690=1341
6561Path2690=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6940Path2690=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6562Line2690.2=1938 6941Line2690.2=1938
6563Path2690.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 6942Path2690.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6564Line2692=4076 6943Line2692=4076
6565Path2692=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6944Path2692=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6566Line2696=666 6945Line2696=666
6567Path2696=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 6946Path2696=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
6568Line2697=440 6947Line2697=440
6569Path2697=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 6948Path2697=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
6570Line2698=784 6949Line2698=784
6571Path2698=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c 6950Path2698=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
6572Line2699=617 6951Line2699=617
6573Path2699=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 6952Path2699=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
6574Line2699.2=631 6953Line2699.2=631
6575Path2699.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 6954Path2699.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
6576Line2701=4103 6955Line2701=4103
6577Path2701=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6956Path2701=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6578Line2701.2=4243 6957Line2701.2=4243
6579Path2701.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6958Path2701.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6580Line2710=565 6959Line2710=565
6581Path2710=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6960Path2710=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6582Line2711=794 6961Line2711=794
6583Path2711=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6962Path2711=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6584Line2712=732 6963Line2712=732
6585Path2712=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6964Path2712=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6586Line2713=790 6965Line2713=790
6587Path2713=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6966Path2713=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6588Line2714=4131 6967Line2714=4131
6589Path2714=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6968Path2714=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6590Line2717=208 6969Line2717=208
6591Path2717=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c 6970Path2717=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c
6592Line2718=226 6971Line2718=226
6593Path2718=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c 6972Path2718=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection_manager.c
6594Line2720=4168 6973Line2720=4168
6595Path2720=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6974Path2720=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6596Line2721=4208 6975Line2721=4208
6597Path2721=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6976Path2721=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6598Line2722=2526 6977Line2722=2526
6599Path2722=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6978Path2722=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6600Line2726=178 6979Line2726=178
6601Path2726=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 6980Path2726=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
6602Line2737=3829 6981Line2737=3829
6603Path2737=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6982Path2737=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6604Line2738=2753 6983Line2738=2753
6605Path2738=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6984Path2738=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6606Line2739=4277 6985Line2739=4277
6607Path2739=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6986Path2739=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6608Line2740=3204 6987Line2740=3204
6609Path2740=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6988Path2740=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6610Line2741=2920 6989Line2741=2920
6611Path2741=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6990Path2741=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6612Line2741.2=3977 6991Line2741.2=3977
6613Path2741.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6992Path2741.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6614Line2742=4303 6993Line2742=4303
6615Path2742=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6994Path2742=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6616Line2743=3834 6995Line2743=3834
6617Path2743=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6996Path2743=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6618Line2743.2=3840 6997Line2743.2=3840
6619Path2743.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 6998Path2743.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6620Line2744=1486 6999Line2744=1486
6621Path2744=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c 7000Path2744=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
6622Line2745=1196 7001Line2745=1196
6623Path2745=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7002Path2745=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6624Line2748=2052 7003Line2748=2052
6625Path2748=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7004Path2748=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6626Line2749=4359 7005Line2749=4359
6627Path2749=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7006Path2749=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6628Line2750=5650 7007Line2750=5650
6629Path2750=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7008Path2750=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6630Line2751=2897 7009Line2751=2897
6631Path2751=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7010Path2751=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6632Line2751.2=3909 7011Line2751.2=3909
6633Path2751.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7012Path2751.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6634Line2752=2721 7013Line2752=2721
6635Path2752=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7014Path2752=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6636Line2753=3794 7015Line2753=3794
6637Path2753=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7016Path2753=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6638Line2754=3210 7017Line2754=3210
6639Path2754=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7018Path2754=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6640Line2756=3021 7019Line2756=3021
6641Path2756=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7020Path2756=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6642Line2757=2974 7021Line2757=2974
6643Path2757=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7022Path2757=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6644Line2757.2=3991 7023Line2757.2=3991
6645Path2757.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7024Path2757.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6646Line2758=2981 7025Line2758=2981
6647Path2758=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7026Path2758=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6648Line2758.2=4010 7027Line2758.2=4010
6649Path2758.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7028Path2758.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6650Line2759=4028 7029Line2759=4028
6651Path2759=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7030Path2759=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6652Line2761=578 7031Line2761=578
6653Path2761=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_main.c 7032Path2761=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_main.c
6654Line2762=585 7033Line2762=585
6655Path2762=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_main.c 7034Path2762=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_main.c
6656Line2765=1406 7035Line2765=1406
6657Path2765=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 7036Path2765=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6658Line2766=3115 7037Line2766=3115
6659Path2766=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7038Path2766=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6660Line2768=3090 7039Line2768=3090
6661Path2768=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7040Path2768=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6662Line2769=3155 7041Line2769=3155
6663Path2769=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7042Path2769=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6664Line2771=2825 7043Line2771=2825
6665Path2771=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7044Path2771=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6666Line2772=4143 7045Line2772=4143
6667Path2772=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7046Path2772=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6668Line2773=3867 7047Line2773=3867
6669Path2773=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7048Path2773=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6670Line2777=3873 7049Line2777=3873
6671Path2777=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7050Path2777=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6672Line2779=1561 7051Line2779=1561
6673Path2779=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c 7052Path2779=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
6674Line2780=1151 7053Line2780=1151
6675Path2780=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c 7054Path2780=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
6676Line2781=1387 7055Line2781=1387
6677Path2781=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c 7056Path2781=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
6678Line2783=2848 7057Line2783=2848
6679Path2783=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7058Path2783=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6680Line2784=3944 7059Line2784=3944
6681Path2784=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7060Path2784=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6682Line2785=397 7061Line2785=397
6683Path2785=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 7062Path2785=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6684Line2785.2=433 7063Line2785.2=433
6685Path2785.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 7064Path2785.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
6686Line2786=1893 7065Line2786=1893
6687Path2786=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 7066Path2786=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
6688Line2787=1886 7067Line2787=1886
6689Path2787=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c 7068Path2787=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\HCIPP\HCIPPcmd.c
6690Line2788=2537 7069Line2788=2537
6691Path2788=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7070Path2788=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6692Line2789=1987 7071Line2789=1987
6693Path2789=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7072Path2789=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
6694Line2800=167 7073Line2800=167
6695Path2800=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_init.c 7074Path2800=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_init.c
6696Line2800.2=178 7075Line2800.2=178
6697Path2800.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_init.c 7076Path2800.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_init.c
6698Line2801=63 7077Line2801=63
6699Path2801=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_start.c 7078Path2801=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_start.c
6700Line2802=155 7079Line2802=155
6701Path2802=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_coarse_open_loop_calibration.c 7080Path2802=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_coarse_open_loop_calibration.c
6702Line2803=159 7081Line2803=159
6703Path2803=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_coarse_open_loop_calibration.c 7082Path2803=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_coarse_open_loop_calibration.c
6704Line2804=186 7083Line2804=186
6705Path2804=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_kdco_calibration.c 7084Path2804=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_kdco_calibration.c
6706Line2806=108 7085Line2806=108
6707Path2806=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_coarse_open_loop_calibration.c 7086Path2806=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_coarse_open_loop_calibration.c
6708Line2807=160 7087Line2807=160
6709Path2807=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_coarse_open_loop_calibration.c 7088Path2807=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_coarse_open_loop_calibration.c
6710Line2813=396 7089Line2813=396
6711Path2813=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dc_calibration.c 7090Path2813=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dc_calibration.c
6712Line2814=326 7091Line2814=326
6713Path2814=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ifa_pole_calibration.c 7092Path2814=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ifa_pole_calibration.c
6714Line2815=194 7093Line2815=194
6715Path2815=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_coarse_open_loop_calibration.c 7094Path2815=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_coarse_open_loop_calibration.c
6716Line2816=198 7095Line2816=198
6717Path2816=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_coarse_open_loop_calibration.c 7096Path2816=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_coarse_open_loop_calibration.c
6718Line2820=85 7097Line2820=85
6719Path2820=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_generate_random_number_calibration.c 7098Path2820=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_generate_random_number_calibration.c
6720Line2820.2=715 7099Line2820.2=715
6721Path2820.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_init.c 7100Path2820.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations_FPGA\drpb_init.c
6722Line2821=141 7101Line2821=141
6723Path2821=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_kdco_calibration.c 7102Path2821=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_kdco_calibration.c
6724Line2822=142 7103Line2822=142
6725Path2822=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_kdco_calibration.c 7104Path2822=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_kdco_calibration.c
6726Line2825=239 7105Line2825=239
6727Path2825=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dc_calibration.c 7106Path2825=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dc_calibration.c
6728Line2828=64 7107Line2828=64
6729Path2828=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_PD_extract_calibration.c 7108Path2828=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_PD_extract_calibration.c
6730Line2829=432 7109Line2829=432
6731Path2829=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ifa_pole_calibration.c 7110Path2829=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ifa_pole_calibration.c
6732Line2831=379 7111Line2831=379
6733Path2831=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_temperature_change.c 7112Path2831=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_temperature_change.c
6734Line2832=86 7113Line2832=86
6735Path2832=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ldo_calibration.c 7114Path2832=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ldo_calibration.c
6736Line2833=448 7115Line2833=448
6737Path2833=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\utils\phy_utils.c 7116Path2833=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\utils\phy_utils.c
6738Line2834=94 7117Line2834=94
6739Path2834=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_script_timing_calibration.c 7118Path2834=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_script_timing_calibration.c
6740Line2835=138 7119Line2835=138
6741Path2835=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_script_timing_calibration.c 7120Path2835=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_script_timing_calibration.c
6742Line2837=577 7121Line2837=577
6743Path2837=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c 7122Path2837=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
6744Line2838=605 7123Line2838=605
6745Path2838=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c 7124Path2838=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
6746Line2841=778 7125Line2841=778
6747Path2841=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_start.c 7126Path2841=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_start.c
6748Line2842=1192 7127Line2842=1192
6749Path2842=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c 7128Path2842=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
6750Line2843=545 7129Line2843=545
6751Path2843=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c 7130Path2843=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
6752Line2844=647 7131Line2844=647
6753Path2844=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c 7132Path2844=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
6754Line2845=1901 7133Line2845=1901
6755Path2845=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c 7134Path2845=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
6756Line2846=2053 7135Line2846=2053
6757Path2846=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c 7136Path2846=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
6758Line2847=710 7137Line2847=710
6759Path2847=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c 7138Path2847=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
6760Line2848=719 7139Line2848=719
6761Path2848=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c 7140Path2848=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
6762Line2849=728 7141Line2849=728
6763Path2849=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c 7142Path2849=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
6764Line2850=742 7143Line2850=742
6765Path2850=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c 7144Path2850=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
6766Line2851=756 7145Line2851=756
6767Path2851=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c 7146Path2851=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
6768Line2852=97 7147Line2852=97
6769Path2852=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c 7148Path2852=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c
6770Line2853=139 7149Line2853=139
6771Path2853=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c 7150Path2853=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c
6772Line2854=111 7151Line2854=111
6773Path2854=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c 7152Path2854=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c
6774Line2855=153 7153Line2855=153
6775Path2855=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c 7154Path2855=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c
6776Line2856=172 7155Line2856=172
6777Path2856=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_clock_dependent_calc.c 7156Path2856=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_clock_dependent_calc.c
6778Line2857=1239 7157Line2857=1239
6779Path2857=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c 7158Path2857=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
6780Line2858=1250 7159Line2858=1250
6781Path2858=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c 7160Path2858=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
6782Line2859=171 7161Line2859=171
6783Path2859=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_kdco_calibration.c 7162Path2859=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_kdco_calibration.c
6784Line2860=401 7163Line2860=401
6785Path2860=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dc_calibration.c 7164Path2860=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dc_calibration.c
6786Line2861=406 7165Line2861=406
6787Path2861=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dc_calibration.c 7166Path2861=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dc_calibration.c
6788Line2862=1894 7167Line2862=1894
6789Path2862=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\utils\rf_sub_functions.c 7168Path2862=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\utils\rf_sub_functions.c
6790Line2863=166 7169Line2863=166
6791Path2863=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ldo_calibration.c 7170Path2863=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ldo_calibration.c
6792Line2863.2=170 7171Line2863.2=170
6793Path2863.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ldo_calibration.c 7172Path2863.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ldo_calibration.c
6794Line2864=135 7173Line2864=135
6795Path2864=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ldo_calibration.c 7174Path2864=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ldo_calibration.c
6796Line2865=50 7175Line2865=50
6797Path2865=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_start.c 7176Path2865=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_start.c
6798Line2866=206 7177Line2866=206
6799Path2866=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_init.c 7178Path2866=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_init.c
6800Line2867=307 7179Line2867=307
6801Path2867=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c 7180Path2867=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
6802Line2868=34 7181Line2868=34
6803Path2868=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_stop.c 7182Path2868=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_stop.c
6804Line2869=23 7183Line2869=23
6805Path2869=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_stop.c 7184Path2869=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_stop.c
6806Line2870=44 7185Line2870=44
6807Path2870=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_stop.c 7186Path2870=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_stop.c
6808Line2871=39 7187Line2871=39
6809Path2871=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_stop.c 7188Path2871=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\calibration_stop.c
6810Line2872=825 7189Line2872=825
6811Path2872=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c 7190Path2872=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\main\phy_fw_main.c
6812Line2873=371 7191Line2873=371
6813Path2873=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c 7192Path2873=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
6814Line2874=155 7193Line2874=155
6815Path2874=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_start.c 7194Path2874=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_start.c
6816Line2875=77 7195Line2875=77
6817Path2875=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\lps.c 7196Path2875=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\lps.c
6818Line2876=287 7197Line2876=287
6819Path2876=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c 7198Path2876=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
6820Line2877=34 7199Line2877=34
6821Path2877=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c 7200Path2877=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c
6822Line2878=806 7201Line2878=806
6823Path2878=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c 7202Path2878=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
6824Line2879=34 7203Line2879=34
6825Path2879=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_stop.c 7204Path2879=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_stop.c
6826Line2881=96 7205Line2881=96
6827Path2881=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_stop.c 7206Path2881=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_stop.c
6828Line2882=486 7207Line2882=486
6829Path2882=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\lps.c 7208Path2882=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\lps.c
6830Line2883=318 7209Line2883=318
6831Path2883=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c 7210Path2883=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
6832Line2884=216 7211Line2884=216
6833Path2884=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c 7212Path2884=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\power_save.c
6834Line2885=896 7213Line2885=896
6835Path2885=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c 7214Path2885=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
6836Line2886=154 7215Line2886=154
6837Path2886=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_script_timing_calibration.c 7216Path2886=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_script_timing_calibration.c
6838Line2887=1285 7217Line2887=1285
6839Path2887=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c 7218Path2887=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
6840Line2887.2=821 7219Line2887.2=821
6841Path2887.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_start.c 7220Path2887.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_start.c
6842Line2888=1577 7221Line2888=1577
6843Path2888=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c 7222Path2888=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
6844Line2888.2=1027 7223Line2888.2=1027
6845Path2888.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_start.c 7224Path2888.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_start.c
6846Line2889=1346 7225Line2889=1346
6847Path2889=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c 7226Path2889=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
6848Line2889.2=906 7227Line2889.2=906
6849Path2889.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_start.c 7228Path2889.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\tx_start.c
6850Line2890=106 7229Line2890=106
6851Path2890=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dco_oslo_tank_tune_calibration.c 7230Path2890=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dco_oslo_tank_tune_calibration.c
6852Line2891=134 7231Line2891=134
6853Path2891=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dco_oslo_tank_tune_calibration.c 7232Path2891=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_dco_oslo_tank_tune_calibration.c
6854Line2892=204 7233Line2892=204
6855Path2892=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ldo_calibration.c 7234Path2892=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\calibrations\drpb_ldo_calibration.c
6856Line2893=860 7235Line2893=860
6857Path2893=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c 7236Path2893=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
6858Line2894=859 7237Line2894=859
6859Path2894=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c 7238Path2894=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
6860Line2895=2202 7239Line2895=2202
6861Path2895=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c 7240Path2895=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
6862Line2896=857 7241Line2896=857
6863Path2896=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c 7242Path2896=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\afh.c
6864Line2897=309 7243Line2897=309
6865Path2897=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c 7244Path2897=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
6866Line2898=263 7245Line2898=263
6867Path2898=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c 7246Path2898=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
6868Line2899=267 7247Line2899=267
6869Path2899=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c 7248Path2899=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\scripts\rx_start.c
6870Line2901=173 7249Line2901=173
6871Path2901=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_01.c 7250Path2901=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_01.c
6872Line2901.2=192 7251Line2901.2=192
6873Path2901.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_01.c 7252Path2901.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_01.c
6874Line2901.3=1250 7253Line2901.3=1250
6875Path2901.3=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7254Path2901.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6876Line2901.4=1269 7255Line2901.4=1269
6877Path2901.4=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7256Path2901.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6878Line2902=134 7257Line2902=134
6879Path2902=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7258Path2902=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6880Line2903=133 7259Line2903=133
6881Path2903=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_04.c 7260Path2903=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_04.c
6882Line2903.2=1656 7261Line2903.2=1656
6883Path2903.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7262Path2903.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6884Line2904=143 7263Line2904=143
6885Path2904=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c 7264Path2904=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c
6886Line2904.2=182 7265Line2904.2=182
6887Path2904.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c 7266Path2904.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c
6888Line2904.3=230 7267Line2904.3=230
6889Path2904.3=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c 7268Path2904.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c
6890Line2904.4=274 7269Line2904.4=274
6891Path2904.4=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c 7270Path2904.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c
6892Line2904.5=2310 7271Line2904.5=2310
6893Path2904.5=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7272Path2904.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6894Line2904.6=2349 7273Line2904.6=2349
6895Path2904.6=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7274Path2904.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6896Line2904.7=2397 7275Line2904.7=2397
6897Path2904.7=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7276Path2904.7=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6898Line2904.8=2441 7277Line2904.8=2441
6899Path2904.8=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7278Path2904.8=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6900Line2905=200 7279Line2905=200
6901Path2905=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_01.c 7280Path2905=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_01.c
6902Line2905.2=1277 7281Line2905.2=1277
6903Path2905.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7282Path2905.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6904Line2907=156 7283Line2907=156
6905Path2907=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_10.c 7284Path2907=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_10.c
6906Line2908=507 7285Line2908=507
6907Path2908=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7286Path2908=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6908Line2908.2=553 7287Line2908.2=553
6909Path2908.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7288Path2908.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6910Line2908.3=582 7289Line2908.3=582
6911Path2908.3=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7290Path2908.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6912Line2908.4=632 7291Line2908.4=632
6913Path2908.4=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7292Path2908.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6914Line2908.5=689 7293Line2908.5=689
6915Path2908.5=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7294Path2908.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6916Line2909=89 7295Line2909=89
6917Path2909=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_14.c 7296Path2909=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_14.c
6918Line2910=79 7297Line2910=79
6919Path2910=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_10.c 7298Path2910=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_10.c
6920Line2911=129 7299Line2911=129
6921Path2911=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_11.c 7300Path2911=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_11.c
6922Line2911.2=2057 7301Line2911.2=2057
6923Path2911.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7302Path2911.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6924Line2912=135 7303Line2912=135
6925Path2912=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_12.c 7304Path2912=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_12.c
6926Line2912.2=2197 7305Line2912.2=2197
6927Path2912.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7306Path2912.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6928Line2913=429 7307Line2913=429
6929Path2913=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c 7308Path2913=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c
6930Line2913.2=435 7309Line2913.2=435
6931Path2913.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c 7310Path2913.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_13.c
6932Line2913.3=2596 7311Line2913.3=2596
6933Path2913.3=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7312Path2913.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6934Line2913.4=2602 7313Line2913.4=2602
6935Path2913.4=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7314Path2913.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6936Line2914=140 7315Line2914=140
6937Path2914=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_14.c 7316Path2914=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_14.c
6938Line2915=220 7317Line2915=220
6939Path2915=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_02.c 7318Path2915=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_02.c
6940Line2915.2=1512 7319Line2915.2=1512
6941Path2915.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7320Path2915.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6942Line2916=149 7321Line2916=149
6943Path2916=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_04.c 7322Path2916=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_04.c
6944Line2916.2=1672 7323Line2916.2=1672
6945Path2916.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7324Path2916.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6946Line2917=88 7325Line2917=88
6947Path2917=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_09.c 7326Path2917=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_09.c
6948Line2917.2=1941 7327Line2917.2=1941
6949Path2917.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7328Path2917.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6950Line2918=1022 7329Line2918=1022
6951Path2918=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7330Path2918=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6952Line2919=243 7331Line2919=243
6953Path2919=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_08.c 7332Path2919=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_08.c
6954Line2919.2=2818 7333Line2919.2=2818
6955Path2919.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7334Path2919.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6956Line2920=141 7335Line2920=141
6957Path2920=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_11.c 7336Path2920=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_11.c
6958Line2920.2=2069 7337Line2920.2=2069
6959Path2920.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7338Path2920.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6960Line2921=130 7339Line2921=130
6961Path2921=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_14.c 7340Path2921=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_14.c
6962Line2925=165 7341Line2925=165
6963Path2925=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_07.c 7342Path2925=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_07.c
6964Line2925.2=1833 7343Line2925.2=1833
6965Path2925.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7344Path2925.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6966Line2926=187 7345Line2926=187
6967Path2926=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_07.c 7346Path2926=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_07.c
6968Line2926.2=1855 7347Line2926.2=1855
6969Path2926.2=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c 7348Path2926.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit_utils\Orbit_main_and_sub_function.c
6970Line2927=239 7349Line2927=239
6971Path2927=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_06.c 7350Path2927=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_06.c
6972Line2928=240 7351Line2928=240
6973Path2928=M:\Omri_WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_06.c 7352Path2928=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\PHY_FW\orbit\orbit_06.c
6974Line3001=504 7353Line3001=504
6975Path3001=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7354Path3001=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
6976Line3002=572 7355Line3002=572
6977Path3002=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7356Path3002=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
6978Line3003=639 7357Line3003=639
6979Path3003=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7358Path3003=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
6980Line3004=775 7359Line3004=775
6981Path3004=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7360Path3004=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
6982Line3005=846 7361Line3005=846
6983Path3005=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7362Path3005=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
6984Line3006=1000 7363Line3006=1000
6985Path3006=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7364Path3006=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
6986Line3008=590 7365Line3008=590
6987Path3008=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7366Path3008=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
6988Line3009=776 7367Line3009=776
6989Path3009=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7368Path3009=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
6990Line3010=772 7369Line3010=772
6991Path3010=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7370Path3010=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
6992Line3012=774 7371Line3012=774
6993Path3012=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7372Path3012=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
6994Line3013=973 7373Line3013=973
6995Path3013=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7374Path3013=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
6996Line3014=812 7375Line3014=812
6997Path3014=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7376Path3014=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
6998Line3016=773 7377Line3016=773
6999Path3016=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7378Path3016=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
7000Line3020=1142 7379Line3020=1142
7001Path3020=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7380Path3020=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
7002Line3021=815 7381Line3021=815
7003Path3021=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7382Path3021=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
7004Line3022=1759 7383Line3022=1759
7005Path3022=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7384Path3022=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
7006Line3023=1058 7385Line3023=1058
7007Path3023=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7386Path3023=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
7008Line3026=1412 7387Line3026=1412
7009Path3026=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7388Path3026=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
7010Line3027=1780 7389Line3027=1780
7011Path3027=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7390Path3027=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
7012Line3028=1812 7391Line3028=1812
7013Path3028=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7392Path3028=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
7014Line3029=1813 7393Line3029=1813
7015Path3029=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7394Path3029=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
7016Line3030=1814 7395Line3030=1814
7017Path3030=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7396Path3030=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
7018Line3031=1815 7397Line3031=1815
7019Path3031=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7398Path3031=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
7020Line3032=1816 7399Line3032=1816
7021Path3032=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7400Path3032=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
7022Line3035=145 7401Line3035=145
7023Path3035=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c 7402Path3035=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
7024Line3036=147 7403Line3036=147
7025Path3036=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c 7404Path3036=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
7026Line3037=151 7405Line3037=151
7027Path3037=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c 7406Path3037=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
7028Line3038=156 7407Line3038=156
7029Path3038=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c 7408Path3038=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
7030Line3039=161 7409Line3039=161
7031Path3039=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c 7410Path3039=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
7032Line3043=165 7411Line3043=155
7033Path3043=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_hooks.c 7412Path3043=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_hooks.c
7034Line3043.2=172
7035Path3043.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_hooks.c
7036Line3045=126 7413Line3045=126
7037Path3045=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c 7414Path3045=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
7038Line3046=130 7415Line3046=130
7039Path3046=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c 7416Path3046=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
7040Line3047=134 7417Line3047=134
7041Path3047=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c 7418Path3047=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
7042Line3048=209 7419Line3048=209
7043Path3048=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c 7420Path3048=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
7044Line3048.2=251 7421Line3048.2=251
7045Path3048.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c 7422Path3048.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
7046Line3051=162 7423Line3051=162
7047Path3051=M:\Omri_WPAN_45nm_FW_4_SP\ti\patches_shared\patches_shared_rom.c 7424Path3051=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\patches_shared\patches_shared_rom.c
7048Line3100=70 7425Line3100=70
7049Path3100=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\control_path\avpr_upper_mac_interface.c 7426Path3100=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\control_path\avpr_upper_mac_interface.c
7050Line3101=168 7427Line3101=168
7051Path3101=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\control_path\avpr_upper_mac_interface.c 7428Path3101=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\control_path\avpr_upper_mac_interface.c
7052Line3102=82 7429Line3102=82
7053Path3102=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_dma.c 7430Path3102=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_dma.c
7054Line3114=628 7431Line3114=628
7055Path3114=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c 7432Path3114=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
7056Line3114.2=940 7433Line3114.2=940
7057Path3114.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c 7434Path3114.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
7058Line3115=478 7435Line3115=478
7059Path3115=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c 7436Path3115=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
7060Line3117=168 7437Line3117=168
7061Path3117=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_main.c 7438Path3117=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_main.c
7062Line3118=164 7439Line3118=164
7063Path3118=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\control_path\avpr_upper_mac_interface.c 7440Path3118=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\control_path\avpr_upper_mac_interface.c
7064Line3119=555 7441Line3119=555
7065Path3119=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c 7442Path3119=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
7066Line3120=122 7443Line3120=122
7067Path3120=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_pcmi_drv.c 7444Path3120=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_pcmi_drv.c
7068Line3139=49 7445Line3139=49
7069Path3139=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_dma.c 7446Path3139=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_dma.c
7070Line3140=338 7447Line3140=338
7071Path3140=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c 7448Path3140=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
7072Line3140.2=354 7449Line3140.2=354
7073Path3140.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c 7450Path3140.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
7074Line3143=716 7451Line3143=716
7075Path3143=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c 7452Path3143=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
7076Line3144=826 7453Line3144=826
7077Path3144=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c 7454Path3144=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
7078Line3145=655 7455Line3145=655
7079Path3145=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c 7456Path3145=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
7080Line3146=948 7457Line3146=948
7081Path3146=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c 7458Path3146=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
7082Line3159=650 7459Line3159=650
7083Path3159=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c 7460Path3159=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
7084Line3190=2062 7461Line3190=2062
7085Path3190=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\sbc\sbc.c 7462Path3190=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\sbc\sbc.c
7086Line3191=2075 7463Line3191=2075
7087Path3191=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\sbc\sbc.c 7464Path3191=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\sbc\sbc.c
7088Line3192=2097 7465Line3192=2097
7089Path3192=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\sbc\sbc.c 7466Path3192=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\sbc\sbc.c
7090Line3200=124 7467Line3200=124
7091Path3200=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\fm\avpr_fm.c 7468Path3200=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\fm\avpr_fm.c
7092Line3201=216 7469Line3201=216
7093Path3201=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\fm\avpr_fm.c 7470Path3201=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\fm\avpr_fm.c
7094Line3202=203 7471Line3202=203
7095Path3202=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\fm\avpr_fm.c 7472Path3202=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\fm\avpr_fm.c
7096Line3204=76 7473Line3204=76
7097Path3204=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\fm\avpr_fm.c 7474Path3204=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\fm\avpr_fm.c
7098Line3205=168 7475Line3205=168
7099Path3205=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\filters\avpr_plc.c 7476Path3205=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\filters\avpr_plc.c
7100Line3206=445 7477Line3206=445
7101Path3206=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c 7478Path3206=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
7102Line3228=390 7479Line3228=390
7103Path3228=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c 7480Path3228=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
7104Line3230=492 7481Line3230=492
7105Path3230=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c 7482Path3230=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
7106Line3231=143 7483Line3231=143
7107Path3231=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c 7484Path3231=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
7108Line3232=158 7485Line3232=158
7109Path3232=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.h 7486Path3232=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.h
7110Line3233=184 7487Line3233=184
7111Path3233=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c 7488Path3233=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
7112Line3234=113 7489Line3234=113
7113Path3234=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\cvsd\avpr_cvsd.c 7490Path3234=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\cvsd\avpr_cvsd.c
7114Line3235=200 7491Line3235=200
7115Path3235=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\cvsd\avpr_cvsd.c 7492Path3235=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\cvsd\avpr_cvsd.c
7116Line3236=272 7493Line3236=272
7117Path3236=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\cvsd\avpr_cvsd.c 7494Path3236=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\cvsd\avpr_cvsd.c
7118Line3237=331 7495Line3237=331
7119Path3237=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\cvsd\avpr_cvsd.c 7496Path3237=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\cvsd\avpr_cvsd.c
7120Line3238=497 7497Line3238=497
7121Path3238=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\cvsd\avpr_cvsd.c 7498Path3238=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\cvsd\avpr_cvsd.c
7122Line3253=141 7499Line3253=141
7123Path3253=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c 7500Path3253=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
7124Line3254=105 7501Line3254=105
7125Path3254=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\rate_convertor\avpr_8_16_convertor.c 7502Path3254=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\rate_convertor\avpr_8_16_convertor.c
7126Line3255=566 7503Line3255=516
7127Path3255=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c 7504Path3255=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\rate_convertor\avpr_8_16_convertor.c
7128Line3255.2=516 7505Line3255.2=566
7129Path3255.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\rate_convertor\avpr_8_16_convertor.c 7506Path3255.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
7130Line3256=369 7507Line3256=369
7131Path3256=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c 7508Path3256=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
7132Line3257=401 7509Line3257=401
7133Path3257=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c 7510Path3257=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\wbs\wbs.c
7134Line3300=267 7511Line3300=267
7135Path3300=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7512Path3300=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7136Line3301=159 7513Line3301=159
7137Path3301=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.h 7514Path3301=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.h
7138Line3301.2=162 7515Line3301.2=162
7139Path3301.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.h 7516Path3301.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.h
7140Line3302=408 7517Line3302=408
7141Path3302=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7518Path3302=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7142Line3302.2=574 7519Line3302.2=574
7143Path3302.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7520Path3302.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7144Line3303=409 7521Line3303=409
7145Path3303=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7522Path3303=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7146Line3303.2=575 7523Line3303.2=575
7147Path3303.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7524Path3303.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7148Line3304=410 7525Line3304=410
7149Path3304=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7526Path3304=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7150Line3304.2=576 7527Line3304.2=576
7151Path3304.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7528Path3304.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7152Line3305=411 7529Line3305=411
7153Path3305=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7530Path3305=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7154Line3305.2=577 7531Line3305.2=577
7155Path3305.2=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7532Path3305.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7156Line3308=320 7533Line3308=320
7157Path3308=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7534Path3308=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7158Line3309=439 7535Line3309=439
7159Path3309=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c 7536Path3309=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_patches\avpr_patches_ram.c
7160Line3310=641 7537Line3310=641
7161Path3310=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7538Path3310=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7162Line3311=375 7539Line3311=375
7163Path3311=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7540Path3311=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7164Line3313=1792 7541Line3313=1792
7165Path3313=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 7542Path3313=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
7166Line3314=1793 7543Line3314=1793
7167Path3314=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 7544Path3314=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
7168Line3315=353 7545Line3315=353
7169Path3315=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.c 7546Path3315=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.c
7170Line3316=759 7547Line3316=759
7171Path3316=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7548Path3316=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7172Line3318=750 7549Line3318=750
7173Path3318=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7550Path3318=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7174Line3320=1414 7551Line3320=1414
7175Path3320=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 7552Path3320=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
7176Line3321=783 7553Line3321=783
7177Path3321=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7554Path3321=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7178Line3322=1794 7555Line3322=1794
7179Path3322=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 7556Path3322=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
7180Line3323=1732 7557Line3323=1732
7181Path3323=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c 7558Path3323=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\AVPR\main_mcu_a3dp.c
7182Line3324=362 7559Line3324=362
7183Path3324=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.c 7560Path3324=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\util\avpr_utils.c
7184Line3325=194 7561Line3325=194
7185Path3325=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\rate_convertor\avpr_8_16_convertor.c 7562Path3325=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\rate_convertor\avpr_8_16_convertor.c
7186Line3327=275 7563Line3327=275
7187Path3327=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\rate_convertor\avpr_8_16_convertor.c 7564Path3327=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\rate_convertor\avpr_8_16_convertor.c
7188Line3328=333 7565Line3328=333
7189Path3328=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\rate_convertor\avpr_8_16_convertor.c 7566Path3328=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\rate_convertor\avpr_8_16_convertor.c
7190Line3329=169 7567Line3329=169
7191Path3329=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c 7568Path3329=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
7192Line3330=543 7569Line3330=543
7193Path3330=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7570Path3330=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7194Line3331=544 7571Line3331=544
7195Path3331=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7572Path3331=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7196Line3332=545 7573Line3332=545
7197Path3332=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7574Path3332=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7198Line3333=546 7575Line3333=546
7199Path3333=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7576Path3333=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7200Line3334=547 7577Line3334=547
7201Path3334=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7578Path3334=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7202Line3400=447 7579Line3400=447
7203Path3400=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_pcmi_drv.c 7580Path3400=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_pcmi_drv.c
7204Line3401=482 7581Line3401=482
7205Path3401=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_pcmi_drv.c 7582Path3401=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\peripherals\avpr_pcmi_drv.c
7206Line3402=1111 7583Line3402=1111
7207Path3402=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7584Path3402=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
7208Line3403=1114 7585Line3403=1114
7209Path3403=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c 7586Path3403=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp.c
7210Line3404=961 7587Line3404=961
7211Path3404=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7588Path3404=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7212Line3405=965 7589Line3405=965
7213Path3405=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7590Path3405=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7214Line3406=745 7591Line3406=745
7215Path3406=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7592Path3406=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7216Line3407=880 7593Line3407=880
7217Path3407=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7594Path3407=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7218Line3408=1025 7595Line3408=1025
7219Path3408=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7596Path3408=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7220Line3409=1028 7597Line3409=1028
7221Path3409=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7598Path3409=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7222Line3410=323 7599Line3410=323
7223Path3410=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c 7600Path3410=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
7224Line3411=856 7601Line3411=856
7225Path3411=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7602Path3411=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7226Line3412=477 7603Line3412=477
7227Path3412=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c 7604Path3412=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\a3dp\avpr_a3dp_snk.c
7228Line3413=365 7605Line3413=365
7229Path3413=M:\Omri_WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c 7606Path3413=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\AVPR_FW\proj\avpr_interrupt_handler.c
7230Line3501=335 7607Line3501=335
7231Path3501=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c 7608Path3501=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
7232Line3503=203 7609Line3503=203
7233Path3503=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c 7610Path3503=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
7234Line3512=400 7611Line3512=400
7235Path3512=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c 7612Path3512=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
7236Line3584=422 7613Line3584=366
7237Path3584=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c 7614Path3584=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c
7238Line3584.2=366 7615Line3584.2=422
7239Path3584.2=M:\Omri_WPAN_45nm_FW_4_SP\sw_compiler\make\ti_make-3.81_view\main.c 7616Path3584.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\Main.c
7240Line3585=1131 7617Line3585=1131
7241Path3585=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 7618Path3585=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
7242Line3586=3147 7619Line3586=3147
7243Path3586=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c 7620Path3586=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
7244Line3588=1972 7621Line3588=1972
7245Path3588=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c 7622Path3588=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lower_mac_interface.c
7246Line3596=4344 7623Line3596=4344
7247Path3596=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c 7624Path3596=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\control\lm_afh.c
7248Line3597=412 7625Line3597=412
7249Path3597=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c 7626Path3597=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
7250Line3597.2=413 7627Line3597.2=413
7251Path3597.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c 7628Path3597.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
7252Line3597.3=414 7629Line3597.3=414
7253Path3597.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c 7630Path3597.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
7254Line3597.4=415 7631Line3597.4=415
7255Path3597.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c 7632Path3597.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
7256Line3597.5=893 7633Line3597.5=893
7257Path3597.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c 7634Path3597.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c
7258Line3598=411 7635Line3598=411
7259Path3598=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c 7636Path3598=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\shared_interfaces\gps_shared_interface.c
7260Line3599=892 7637Line3599=892
7261Path3599=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c 7638Path3599=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\protocol_utils.c
7262Line3600=434 7639Line3600=434
7263Path3600=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c 7640Path3600=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c
7264Line3601=460 7641Line3601=460
7265Path3601=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c 7642Path3601=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c
7266Line3602=773 7643Line3602=773
7267Path3602=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c 7644Path3602=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
7268Line3603=799 7645Line3603=799
7269Path3603=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c 7646Path3603=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
7270Line3604=834 7647Line3604=834
7271Path3604=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c 7648Path3604=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c
7272Line3605=1221 7649Line3605=1221
7273Path3605=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c 7650Path3605=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
7274Line3607=189 7651Line3607=189
7275Path3607=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\IPC\osa_ipc_mailbox.c 7652Path3607=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\IPC\osa_ipc_mailbox.c
7276Line3608=586 7653Line3608=586
7277Path3608=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c 7654Path3608=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c
7278Line3609=382 7655Line3609=382
7279Path3609=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c 7656Path3609=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c
7280Line3610=1328 7657Line3610=1328
7281Path3610=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c 7658Path3610=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c
7282Line3611=1288 7659Line3611=1288
7283Path3611=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c 7660Path3611=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_scan.c
7284Line3612=1122 7661Line3612=1122
7285Path3612=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c 7662Path3612=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connect.c
7286Line3616=4927 7663Line3616=4927
7287Path3616=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7664Path3616=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7288Line3617=1720 7665Line3617=1720
7289Path3617=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7666Path3617=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7290Line3618=1762 7667Line3618=1762
7291Path3618=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7668Path3618=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7292Line3619=1525 7669Line3619=1525
7293Path3619=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7670Path3619=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7294Line3621=1717 7671Line3621=1717
7295Path3621=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7672Path3621=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7296Line3622=985 7673Line3622=985
7297Path3622=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7674Path3622=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7298Line3623=1033 7675Line3623=1033
7299Path3623=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7676Path3623=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7300Line3624=1817 7677Line3624=1817
7301Path3624=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7678Path3624=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7302Line3625=1617 7679Line3625=1617
7303Path3625=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7680Path3625=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7304Line3626=1300 7681Line3626=1300
7305Path3626=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7682Path3626=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7306Line3627=2341 7683Line3627=2341
7307Path3627=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7684Path3627=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7308Line3628=2287 7685Line3628=2287
7309Path3628=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7686Path3628=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7310Line3629=4886 7687Line3629=4886
7311Path3629=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7688Path3629=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7312Line3630=1319 7689Line3630=1319
7313Path3630=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7690Path3630=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7314Line3631=5799 7691Line3631=5799
7315Path3631=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7692Path3631=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7316Line3632=428 7693Line3632=428
7317Path3632=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_main.c 7694Path3632=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_main.c
7318Line3633=152 7695Line3633=152
7319Path3633=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lm2um.c 7696Path3633=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\lm2um.c
7320Line3634=97 7697Line3634=97
7321Path3634=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\um2lm.c 7698Path3634=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\um2lm.c
7322Line3635=469 7699Line3635=469
7323Path3635=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_main.c 7700Path3635=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_main.c
7324Line3636=2208 7701Line3636=2208
7325Path3636=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7702Path3636=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7326Line3637=1979 7703Line3637=1979
7327Path3637=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7704Path3637=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7328Line3638=2063 7705Line3638=2063
7329Path3638=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c 7706Path3638=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
7330Line3639=2056 7707Line3639=2056
7331Path3639=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7708Path3639=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7332Line3639.2=2306 7709Line3639.2=2306
7333Path3639.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7710Path3639.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7334Line3640=1422 7711Line3640=1422
7335Path3640=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7712Path3640=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7336Line3641=1497 7713Line3641=1497
7337Path3641=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7714Path3641=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7338Line3643=777 7715Line3643=777
7339Path3643=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 7716Path3643=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
7340Line3644=786 7717Line3644=786
7341Path3644=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 7718Path3644=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
7342Line3645=1244 7719Line3645=1244
7343Path3645=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c 7720Path3645=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_RF_Calibration.c
7344Line3646=1580 7721Line3646=1580
7345Path3646=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 7722Path3646=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
7346Line3648=966 7723Line3648=966
7347Path3648=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c 7724Path3648=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
7348Line3649=1616 7725Line3649=1616
7349Path3649=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c 7726Path3649=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
7350Line3650=1205 7727Line3650=1205
7351Path3650=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c 7728Path3650=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
7352Line3651=929 7729Line3651=929
7353Path3651=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c 7730Path3651=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
7354Line3652=1015 7731Line3652=1015
7355Path3652=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c 7732Path3652=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
7356Line3653=743 7733Line3653=743
7357Path3653=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c 7734Path3653=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
7358Line3654=888 7735Line3654=888
7359Path3654=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c 7736Path3654=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_advertise.c
7360Line3664=1373 7737Line3664=1373
7361Path3664=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 7738Path3664=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
7362Line3666=1269 7739Line3666=1269
7363Path3666=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 7740Path3666=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
7364Line3667=795 7741Line3667=795
7365Path3667=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 7742Path3667=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
7366Line3668=978 7743Line3668=978
7367Path3668=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 7744Path3668=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
7368Line3669=943 7745Line3669=943
7369Path3669=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 7746Path3669=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
7370Line3670=1139 7747Line3670=1139
7371Path3670=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c 7748Path3670=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c
7372Line3671=1221 7749Line3671=1221
7373Path3671=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c 7750Path3671=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Classification.c
7374Line3672=5674 7751Line3672=5674
7375Path3672=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c 7752Path3672=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\UM\wb_connection.c
7376Line3675=1538 7753Line3675=1538
7377Path3675=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 7754Path3675=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
7378Line3676=393 7755Line3676=393
7379Path3676=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Gemini.c 7756Path3676=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Gemini.c
7380Line3677=1202 7757Line3677=1202
7381Path3677=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 7758Path3677=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
7382Line3678=1322 7759Line3678=1322
7383Path3678=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 7760Path3678=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
7384Line3679=545 7761Line3679=545
7385Path3679=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Gemini.c 7762Path3679=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Gemini.c
7386Line3680=915 7763Line3680=915
7387Path3680=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c 7764Path3680=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmmain.c
7388Line3680.2=1238 7765Line3680.2=1268
7389Path3680.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c 7766Path3680.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\mcu_patches\mcu_hooks.c
7390Line3681=670 7767Line3681=670
7391Path3681=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 7768Path3681=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
7392Line3684=4617 7769Line3684=4617
7393Path3684=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c 7770Path3684=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LM\lmutil.c
7394Line3686=218 7771Line3686=218
7395Path3686=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\Gemini_wlan_coex.c 7772Path3686=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\Gemini_wlan_coex.c
7396Line3686.2=234 7773Line3686.2=234
7397Path3686.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\Gemini_wlan_coex.c 7774Path3686.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\Gemini_wlan_coex.c
7398Line3686.3=245 7775Line3686.3=245
7399Path3686.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\Gemini_wlan_coex.c 7776Path3686.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\Gemini_wlan_coex.c
7400Line3688=2043 7777Line3688=2043
7401Path3688=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c 7778Path3688=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Hci\hcid\hcid.c
7402Line3689=285 7779Line3689=285
7403Path3689=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c 7780Path3689=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
7404Line3690=456 7781Line3690=456
7405Path3690=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c 7782Path3690=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
7406Line3691=237 7783Line3691=237
7407Path3691=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c 7784Path3691=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
7408Line3692=423 7785Line3692=423
7409Path3692=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c 7786Path3692=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
7410Line3693=1427 7787Line3693=1427
7411Path3693=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c 7788Path3693=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
7412Line3694=500 7789Line3694=500
7413Path3694=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c 7790Path3694=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
7414Line3695=1403 7791Line3695=1403
7415Path3695=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c 7792Path3695=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
7416Line3696=244 7793Line3696=244
7417Path3696=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 7794Path3696=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
7418Line3697=301 7795Line3697=301
7419Path3697=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 7796Path3697=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
7420Line3698=342 7797Line3698=342
7421Path3698=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 7798Path3698=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
7422Line3699=524 7799Line3699=524
7423Path3699=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 7800Path3699=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
7424Line3700=552 7801Line3700=552
7425Path3700=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 7802Path3700=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
7426Line3701=789 7803Line3701=789
7427Path3701=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 7804Path3701=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
7428Line3705=1609 7805Line3705=1609
7429Path3705=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 7806Path3705=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
7430Line3706=898 7807Line3706=898
7431Path3706=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 7808Path3706=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
7432Line3707=1503 7809Line3707=1503
7433Path3707=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 7810Path3707=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
7434Line3708=1664 7811Line3708=1664
7435Path3708=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 7812Path3708=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
7436Line3710=922 7813Line3710=922
7437Path3710=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c 7814Path3710=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_scan_activity.c
7438Line3711=406 7815Line3711=406
7439Path3711=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\wb_report_filter.c 7816Path3711=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\wb_report_filter.c
7440Line3712=457 7817Line3712=457
7441Path3712=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 7818Path3712=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
7442Line3713=2221 7819Line3713=2221
7443Path3713=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 7820Path3713=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
7444Line3714=1646 7821Line3714=1646
7445Path3714=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 7822Path3714=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
7446Line3715=896 7823Line3715=896
7447Path3715=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 7824Path3715=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
7448Line3716=1546 7825Line3716=1546
7449Path3716=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 7826Path3716=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
7450Line3717=1986 7827Line3717=1986
7451Path3717=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 7828Path3717=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
7452Line3718=946 7829Line3718=946
7453Path3718=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 7830Path3718=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
7454Line3720=1448 7831Line3720=1448
7455Path3720=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 7832Path3720=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
7456Line3721=1439 7833Line3721=1439
7457Path3721=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 7834Path3721=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
7458Line3722=1060 7835Line3722=1060
7459Path3722=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 7836Path3722=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
7460Line3727=1477 7837Line3727=1477
7461Path3727=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c 7838Path3727=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
7462Line3728=1306 7839Line3728=1306
7463Path3728=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_activity_core.c 7840Path3728=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_activity_core.c
7464Line3729=266 7841Line3729=266
7465Path3729=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\ble_upper_mac_interface.c 7842Path3729=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\ble_upper_mac_interface.c
7466Line3730=389 7843Line3730=389
7467Path3730=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\ble_upper_mac_interface.c 7844Path3730=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\ble_upper_mac_interface.c
7468Line3732=711 7845Line3732=711
7469Path3732=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c 7846Path3732=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_connection_activity.c
7470Line3733=1171 7847Line3733=1171
7471Path3733=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_activity_core.c 7848Path3733=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_activity_core.c
7472Line3734=438 7849Line3734=438
7473Path3734=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 7850Path3734=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
7474Line3735=548 7851Line3735=548
7475Path3735=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 7852Path3735=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
7476Line3736=514 7853Line3736=514
7477Path3736=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 7854Path3736=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
7478Line3737=1780 7855Line3737=1780
7479Path3737=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c 7856Path3737=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_testmode_activity.c
7480Line3738=225 7857Line3738=225
7481Path3738=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 7858Path3738=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
7482Line3739=369 7859Line3739=369
7483Path3739=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 7860Path3739=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
7484Line3740=390 7861Line3740=390
7485Path3740=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 7862Path3740=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
7486Line3741=178 7863Line3741=178
7487Path3741=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 7864Path3741=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
7488Line3742=401 7865Line3742=401
7489Path3742=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 7866Path3742=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
7490Line3743=402 7867Line3743=402
7491Path3743=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c 7868Path3743=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\control_path\mini_synchronizer.c
7492Line3744=928 7869Line3744=928
7493Path3744=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 7870Path3744=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
7494Line3745=496 7871Line3745=496
7495Path3745=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 7872Path3745=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
7496Line3746=976 7873Line3746=976
7497Path3746=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 7874Path3746=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
7498Line3747=743 7875Line3747=743
7499Path3747=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 7876Path3747=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
7500Line3748=695 7877Line3748=695
7501Path3748=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 7878Path3748=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
7502Line3749=597 7879Line3749=597
7503Path3749=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 7880Path3749=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
7504Line3751=167 7881Line3751=167
7505Path3751=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 7882Path3751=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
7506Line3755=1360 7883Line3755=1360
7507Path3755=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c 7884Path3755=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\ble_advertise_activity.c
7508Line3756=637 7885Line3756=637
7509Path3756=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Nike_plus\nike_plus_scan.c 7886Path3756=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Nike_plus\nike_plus_scan.c
7510Line3757=192 7887Line3757=192
7511Path3757=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\Nike_plus\nike_plus_um_data_path.c 7888Path3757=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\Nike_plus\nike_plus_um_data_path.c
7512Line3758=279 7889Line3758=279
7513Path3758=M:\Omri_WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\nike_plus_activity.c 7890Path3758=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BLE_MAC\activities\nike_plus_activity.c
7514Line3760=1149 7891Line3760=1149
7515Path3760=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 7892Path3760=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
7516Line3761=935 7893Line3761=935
7517Path3761=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 7894Path3761=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
7518Line3763=527 7895Line3763=527
7519Path3763=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 7896Path3763=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
7520Line3763.2=543 7897Line3763.2=543
7521Path3763.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 7898Path3763.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
7522Line3763.3=740 7899Line3763.3=740
7523Path3763.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 7900Path3763.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
7524Line3763.4=755 7901Line3763.4=755
7525Path3763.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 7902Path3763.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
7526Line3764=1096 7903Line3764=1096
7527Path3764=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c 7904Path3764=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_ACL_Data.c
7528Line3765=648 7905Line3765=648
7529Path3765=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 7906Path3765=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
7530Line3765.2=1057 7907Line3765.2=1057
7531Path3765.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 7908Path3765.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
7532Line3766=959 7909Line3766=959
7533Path3766=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 7910Path3766=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
7534Line3766.2=1849 7911Line3766.2=1849
7535Path3766.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 7912Path3766.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
7536Line3776=436 7913Line3776=436
7537Path3776=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c 7914Path3776=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Clk.c
7538Line3777=1034 7915Line3777=1034
7539Path3777=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c 7916Path3777=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Timers\osa_timer.c
7540Line3778=1258 7917Line3778=1258
7541Path3778=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 7918Path3778=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
7542Line3779=1266 7919Line3779=1266
7543Path3779=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 7920Path3779=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
7544Line3780=1098 7921Line3780=1098
7545Path3780=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c 7922Path3780=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
7546Line3781=1578 7923Line3781=1578
7547Path3781=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 7924Path3781=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
7548Line3782=887 7925Line3782=887
7549Path3782=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c 7926Path3782=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
7550Line3783=912 7927Line3783=912
7551Path3783=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c 7928Path3783=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
7552Line3783.2=925 7929Line3783.2=925
7553Path3783.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c 7930Path3783.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
7554Line3783.3=938 7931Line3783.3=938
7555Path3783.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c 7932Path3783.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
7556Line3783.4=945 7933Line3783.4=945
7557Path3783.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c 7934Path3783.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
7558Line3783.5=952 7935Line3783.5=952
7559Path3783.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c 7936Path3783.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
7560Line3783.6=977 7937Line3783.6=977
7561Path3783.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c 7938Path3783.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
7562Line3783.7=1009 7939Line3783.7=1009
7563Path3783.7=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c 7940Path3783.7=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_PowerControl.c
7564Line3784=1351 7941Line3784=1351
7565Path3784=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c 7942Path3784=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_bt_secure_connection.c
7566Line3785=891 7943Line3785=891
7567Path3785=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c 7944Path3785=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
7568Line3786=946 7945Line3786=946
7569Path3786=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c 7946Path3786=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
7570Line3787=1083 7947Line3787=1083
7571Path3787=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c 7948Path3787=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
7572Line3788=1117 7949Line3788=1117
7573Path3788=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c 7950Path3788=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
7574Line3789=1249 7951Line3789=1249
7575Path3789=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c 7952Path3789=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
7576Line3790=1628 7953Line3790=1628
7577Path3790=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c 7954Path3790=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\TOP\coex\top_mws_coex.c
7578Line3791=1005 7955Line3791=1005
7579Path3791=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 7956Path3791=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
7580Line3791.2=1108 7957Line3791.2=1108
7581Path3791.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 7958Path3791.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
7582Line3792=175 7959Line3792=175
7583Path3792=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 7960Path3792=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
7584Line3793=200 7961Line3793=200
7585Path3793=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 7962Path3793=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
7586Line3794=757 7963Line3794=757
7587Path3794=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 7964Path3794=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
7588Line3795=864 7965Line3795=864
7589Path3795=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 7966Path3795=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
7590Line3796=1065 7967Line3796=1065
7591Path3796=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 7968Path3796=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
7592Line3797=1143 7969Line3797=1143
7593Path3797=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 7970Path3797=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
7594Line3798=1195 7971Line3798=1195
7595Path3798=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 7972Path3798=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
7596Line3799=1368 7973Line3799=1368
7597Path3799=M:\Omri_WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c 7974Path3799=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\TransportLayer\H4\H4_Protocol.c
7598Line3808=1095 7975Line3808=1095
7599Path3808=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 7976Path3808=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7600Line3809=1091 7977Line3809=1091
7601Path3809=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 7978Path3809=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7602Line3810=914 7979Line3810=914
7603Path3810=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 7980Path3810=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7604Line3811=1312 7981Line3811=1312
7605Path3811=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 7982Path3811=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7606Line3812=1308 7983Line3812=1308
7607Path3812=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 7984Path3812=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7608Line3813=1299 7985Line3813=1299
7609Path3813=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 7986Path3813=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7610Line3814=1432 7987Line3814=1432
7611Path3814=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 7988Path3814=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7612Line3815=1397 7989Line3815=1397
7613Path3815=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 7990Path3815=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7614Line3816=1046 7991Line3816=1046
7615Path3816=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 7992Path3816=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7616Line3817=874 7993Line3817=874
7617Path3817=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 7994Path3817=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7618Line3818=2368 7995Line3818=2368
7619Path3818=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 7996Path3818=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7620Line3819=2338 7997Line3819=2338
7621Path3819=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 7998Path3819=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7622Line3820=1915 7999Line3820=1915
7623Path3820=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 8000Path3820=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7624Line3821=1895 8001Line3821=1895
7625Path3821=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 8002Path3821=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7626Line3822=1896 8003Line3822=1896
7627Path3822=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 8004Path3822=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7628Line3823=2287 8005Line3823=2287
7629Path3823=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 8006Path3823=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7630Line3823.2=2304 8007Line3823.2=2304
7631Path3823.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 8008Path3823.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7632Line3824=1163 8009Line3824=1163
7633Path3824=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 8010Path3824=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7634Line3825=1597 8011Line3825=1597
7635Path3825=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 8012Path3825=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7636Line3826=1676 8013Line3826=1676
7637Path3826=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 8014Path3826=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7638Line3827=704 8015Line3827=704
7639Path3827=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 8016Path3827=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7640Line3828=720 8017Line3828=720
7641Path3828=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 8018Path3828=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7642Line3829=802 8019Line3829=802
7643Path3829=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 8020Path3829=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7644Line3830=767 8021Line3830=767
7645Path3830=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 8022Path3830=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7646Line3831=1187 8023Line3831=1187
7647Path3831=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c 8024Path3831=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_LMAC.c
7648Line3832=352 8025Line3832=352
7649Path3832=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c 8026Path3832=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
7650Line3833=413 8027Line3833=413
7651Path3833=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c 8028Path3833=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
7652Line3833.2=595 8029Line3833.2=595
7653Path3833.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c 8030Path3833.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
7654Line3834=438 8031Line3834=438
7655Path3834=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c 8032Path3834=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
7656Line3835=443 8033Line3835=443
7657Path3835=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c 8034Path3835=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
7658Line3836=313 8035Line3836=313
7659Path3836=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c 8036Path3836=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
7660Line3837=318 8037Line3837=318
7661Path3837=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c 8038Path3837=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
7662Line3838=336 8039Line3838=336
7663Path3838=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c 8040Path3838=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
7664Line3839=356 8041Line3839=356
7665Path3839=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c 8042Path3839=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
7666Line3840=579 8043Line3840=579
7667Path3840=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c 8044Path3840=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
7668Line3841=622 8045Line3841=622
7669Path3841=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c 8046Path3841=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
7670Line3842=962 8047Line3842=962
7671Path3842=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c 8048Path3842=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
7672Line3843=940 8049Line3843=940
7673Path3843=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c 8050Path3843=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
7674Line3844=916 8051Line3844=916
7675Path3844=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c 8052Path3844=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
7676Line3845=867 8053Line3845=867
7677Path3845=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c 8054Path3845=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
7678Line3846=708 8055Line3846=708
7679Path3846=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c 8056Path3846=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
7680Line3847=578 8057Line3847=578
7681Path3847=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c 8058Path3847=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
7682Line3848=549 8059Line3848=549
7683Path3848=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c 8060Path3848=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
7684Line3849=509 8061Line3849=509
7685Path3849=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c 8062Path3849=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
7686Line3850=349 8063Line3850=349
7687Path3850=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c 8064Path3850=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
7688Line3851=339 8065Line3851=339
7689Path3851=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c 8066Path3851=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
7690Line3852=533 8067Line3852=533
7691Path3852=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c 8068Path3852=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
7692Line3853=485 8069Line3853=485
7693Path3853=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c 8070Path3853=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
7694Line3854=475 8071Line3854=475
7695Path3854=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c 8072Path3854=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
7696Line3855=401 8073Line3855=401
7697Path3855=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c 8074Path3855=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_LLR.c
7698Line3856=737 8075Line3856=737
7699Path3856=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c 8076Path3856=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LLR_FBF.c
7700Line3857=3552 8077Line3857=3552
7701Path3857=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 8078Path3857=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
7702Line3858=1790 8079Line3858=1790
7703Path3858=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 8080Path3858=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
7704Line3859=1574 8081Line3859=1574
7705Path3859=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 8082Path3859=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
7706Line3860=1962 8083Line3860=1962
7707Path3860=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c 8084Path3860=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Sniff.c
7708Line3866=3965 8085Line3866=3965
7709Path3866=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c 8086Path3866=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_AclManager.c
7710Line3867=1538 8087Line3867=1538
7711Path3867=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c 8088Path3867=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
7712Line3868=2170 8089Line3868=2170
7713Path3868=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c 8090Path3868=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_FrameByFrame.c
7714Line3869=364 8091Line3869=364
7715Path3869=M:\Omri_WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Main.c 8092Path3869=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\BT\Core\LC\LC_Main.c
7716Line3870=948 8093Line3870=948
7717Path3870=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c 8094Path3870=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
7718Line3871=896 8095Line3871=896
7719Path3871=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c 8096Path3871=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\SleepModes.c
7720Line4001=613 8097Line4001=613
7721Path4001=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 8098Path4001=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
7722Line4002=560 8099Line4002=560
7723Path4002=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 8100Path4002=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
7724Line4003=1562 8101Line4003=1562
7725Path4003=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c 8102Path4003=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
7726Line4004=568 8103Line4004=568
7727Path4004=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 8104Path4004=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
7728Line4004.2=588 8105Line4004.2=588
7729Path4004.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 8106Path4004.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
7730Line4005=670 8107Line4005=670
7731Path4005=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 8108Path4005=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
7732Line4006=781 8109Line4006=781
7733Path4006=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 8110Path4006=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
7734Line4007=750 8111Line4007=750
7735Path4007=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 8112Path4007=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
7736Line4007.2=776 8113Line4007.2=776
7737Path4007.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 8114Path4007.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
7738Line4008=1615 8115Line4008=1615
7739Path4008=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c 8116Path4008=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
7740Line4009=1536 8117Line4009=1536
7741Path4009=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c 8118Path4009=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
7742Line4009.2=1567 8119Line4009.2=1567
7743Path4009.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c 8120Path4009.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_personality_mgmt.c
7744Line4010=817 8121Line4010=817
7745Path4010=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_listen.c 8122Path4010=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_listen.c
7746Line4011=1437 8123Line4011=1437
7747Path4011=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c 8124Path4011=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
7748Line4012=716 8125Line4012=716
7749Path4012=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 8126Path4012=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
7750Line4012.2=724 8127Line4012.2=724
7751Path4012.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 8128Path4012.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
7752Line4013=740 8129Line4013=740
7753Path4013=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 8130Path4013=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
7754Line4013.2=766 8131Line4013.2=766
7755Path4013.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c 8132Path4013.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Tag\nfc_listen.c
7756Line4032=194 8133Line4032=194
7757Path4032=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep.c 8134Path4032=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep.c
7758Line4033=189 8135Line4033=189
7759Path4033=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8136Path4033=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7760Line4033.2=499 8137Line4033.2=499
7761Path4033.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8138Path4033.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7762Line4034=677 8139Line4034=677
7763Path4034=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep.c 8140Path4034=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep.c
7764Line4035=263 8141Line4035=263
7765Path4035=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8142Path4035=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7766Line4035.2=562 8143Line4035.2=562
7767Path4035.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8144Path4035.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7768Line4036=393 8145Line4036=393
7769Path4036=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8146Path4036=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7770Line4037=701 8147Line4037=701
7771Path4037=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8148Path4037=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7772Line4038=763 8149Line4038=763
7773Path4038=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8150Path4038=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7774Line4039=798 8151Line4039=798
7775Path4039=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8152Path4039=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7776Line4040=855 8153Line4040=855
7777Path4040=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8154Path4040=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7778Line4040.2=894 8155Line4040.2=894
7779Path4040.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8156Path4040.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7780Line4041=1607 8157Line4041=1607
7781Path4041=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8158Path4041=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7782Line4042=932 8159Line4042=932
7783Path4042=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8160Path4042=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7784Line4043=943 8161Line4043=943
7785Path4043=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8162Path4043=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7786Line4044=960 8163Line4044=960
7787Path4044=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8164Path4044=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7788Line4045=980 8165Line4045=980
7789Path4045=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8166Path4045=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7790Line4046=1091 8167Line4046=1091
7791Path4046=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8168Path4046=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7792Line4047=1132 8169Line4047=1132
7793Path4047=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8170Path4047=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7794Line4048=1362 8171Line4048=1362
7795Path4048=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8172Path4048=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7796Line4049=1405 8173Line4049=1405
7797Path4049=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8174Path4049=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7798Line4050=1503 8175Line4050=1503
7799Path4050=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8176Path4050=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7800Line4051=1525 8177Line4051=1525
7801Path4051=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8178Path4051=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7802Line4052=1580 8179Line4052=1580
7803Path4052=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8180Path4052=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7804Line4053=1641 8181Line4053=1641
7805Path4053=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8182Path4053=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7806Line4054=1672 8183Line4054=1672
7807Path4054=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8184Path4054=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7808Line4055=1710 8185Line4055=1710
7809Path4055=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8186Path4055=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7810Line4056=1850 8187Line4056=1850
7811Path4056=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8188Path4056=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7812Line4056.2=2115 8189Line4056.2=2115
7813Path4056.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8190Path4056.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7814Line4057=1943 8191Line4057=1943
7815Path4057=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8192Path4057=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7816Line4057.2=2275 8193Line4057.2=2275
7817Path4057.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8194Path4057.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7818Line4058=1963 8195Line4058=1963
7819Path4058=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8196Path4058=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7820Line4058.2=2209 8197Line4058.2=2209
7821Path4058.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8198Path4058.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7822Line4059=2000 8199Line4059=2000
7823Path4059=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8200Path4059=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7824Line4059.2=2144 8201Line4059.2=2144
7825Path4059.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8202Path4059.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7826Line4060=2021 8203Line4060=2021
7827Path4060=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8204Path4060=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7828Line4060.2=2158 8205Line4060.2=2158
7829Path4060.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8206Path4060.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7830Line4061=2289 8207Line4061=2289
7831Path4061=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8208Path4061=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7832Line4062=2365 8209Line4062=2365
7833Path4062=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8210Path4062=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7834Line4064=148 8211Line4064=148
7835Path4064=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep.c 8212Path4064=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep.c
7836Line4065=408 8213Line4065=408
7837Path4065=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep.c 8214Path4065=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep.c
7838Line4066=504 8215Line4066=504
7839Path4066=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep.c 8216Path4066=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep.c
7840Line4067=447 8217Line4067=447
7841Path4067=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_ce.c 8218Path4067=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_ce.c
7842Line4068=469 8219Line4068=469
7843Path4068=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c 8220Path4068=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
7844Line4069=570 8221Line4069=570
7845Path4069=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_ce.c 8222Path4069=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_ce.c
7846Line4070=733 8223Line4070=733
7847Path4070=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c 8224Path4070=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
7848Line4071=176 8225Line4071=176
7849Path4071=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c 8226Path4071=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
7850Line4071.2=429 8227Line4071.2=429
7851Path4071.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c 8228Path4071.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
7852Line4072=336 8229Line4072=336
7853Path4072=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c 8230Path4072=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
7854Line4073=350 8231Line4073=350
7855Path4073=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c 8232Path4073=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
7856Line4074=488 8233Line4074=488
7857Path4074=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c 8234Path4074=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
7858Line4075=621 8235Line4075=621
7859Path4075=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c 8236Path4075=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
7860Line4076=826 8237Line4076=826
7861Path4076=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c 8238Path4076=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
7862Line4077=909 8239Line4077=909
7863Path4077=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c 8240Path4077=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
7864Line4078=962 8241Line4078=962
7865Path4078=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c 8242Path4078=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
7866Line4079=1879 8243Line4079=1879
7867Path4079=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c 8244Path4079=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
7868Line4080=658 8245Line4080=658
7869Path4080=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_ce.c 8246Path4080=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_ce.c
7870Line4081=229 8247Line4081=229
7871Path4081=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c 8248Path4081=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
7872Line4081.2=243 8249Line4081.2=243
7873Path4081.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c 8250Path4081.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
7874Line4081.3=396 8251Line4081.3=396
7875Path4081.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c 8252Path4081.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
7876Line4082=258 8253Line4082=258
7877Path4082=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c 8254Path4082=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
7878Line4083=981 8255Line4083=981
7879Path4083=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c 8256Path4083=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
7880Line4084=527 8257Line4084=527
7881Path4084=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c 8258Path4084=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
7882Line4085=869 8259Line4085=869
7883Path4085=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c 8260Path4085=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
7884Line4086=874 8261Line4086=874
7885Path4086=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c 8262Path4086=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_activation_rw.c
7886Line4087=223 8263Line4087=223
7887Path4087=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_ce.c 8264Path4087=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_ce.c
7888Line4088=229 8265Line4088=229
7889Path4088=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_ce.c 8266Path4088=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_ce.c
7890Line4089=456 8267Line4089=456
7891Path4089=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_ce.c 8268Path4089=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_ce.c
7892Line4090=462 8269Line4090=462
7893Path4090=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_ce.c 8270Path4090=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_ce.c
7894Line4091=214 8271Line4091=214
7895Path4091=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_rw.c 8272Path4091=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_rw.c
7896Line4092=220 8273Line4092=220
7897Path4092=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_rw.c 8274Path4092=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_rw.c
7898Line4093=364 8275Line4093=364
7899Path4093=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_rw.c 8276Path4093=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_rw.c
7900Line4094=370 8277Line4094=370
7901Path4094=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_rw.c 8278Path4094=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_activation_rw.c
7902Line4095=235 8279Line4095=235
7903Path4095=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_data_exchange_defs.c 8280Path4095=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_data_exchange_defs.c
7904Line4096=1092 8281Line4096=1092
7905Path4096=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c 8282Path4096=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
7906Line4097=346 8283Line4097=346
7907Path4097=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c 8284Path4097=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
7908Line4097.2=435 8285Line4097.2=435
7909Path4097.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c 8286Path4097.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
7910Line4097.3=515 8287Line4097.3=515
7911Path4097.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c 8288Path4097.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
7912Line4097.4=660 8289Line4097.4=660
7913Path4097.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c 8290Path4097.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
7914Line4098=385 8291Line4098=385
7915Path4098=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c 8292Path4098=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
7916Line4098.2=474 8293Line4098.2=474
7917Path4098.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c 8294Path4098.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
7918Line4098.3=549 8295Line4098.3=549
7919Path4098.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c 8296Path4098.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
7920Line4098.4=686 8297Line4098.4=686
7921Path4098.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c 8298Path4098.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
7922Line4099=269 8299Line4099=269
7923Path4099=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c 8300Path4099=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
7924Line4100=848 8301Line4100=848
7925Path4100=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_listen.c 8302Path4100=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_listen.c
7926Line4101=895 8303Line4101=895
7927Path4101=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_listen.c 8304Path4101=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_listen.c
7928Line4102=1828 8305Line4102=1828
7929Path4102=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c 8306Path4102=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
7930Line4103=331 8307Line4103=331
7931Path4103=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c 8308Path4103=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
7932Line4103.2=407 8309Line4103.2=407
7933Path4103.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c 8310Path4103.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
7934Line4103.3=492 8311Line4103.3=492
7935Path4103.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c 8312Path4103.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
7936Line4103.4=608 8313Line4103.4=608
7937Path4103.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c 8314Path4103.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
7938Line4104=678 8315Line4104=678
7939Path4104=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c 8316Path4104=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\nfc_dep\nfc_dep_protocol.c
7940Line4105=588 8317Line4105=588
7941Path4105=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c 8318Path4105=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
7942Line4107=700 8319Line4107=700
7943Path4107=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c 8320Path4107=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
7944Line4108=895 8321Line4108=895
7945Path4108=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c 8322Path4108=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
7946Line4109=921 8323Line4109=921
7947Path4109=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c 8324Path4109=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
7948Line4111=998 8325Line4111=998
7949Path4111=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c 8326Path4111=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF_poll.c
7950Line4112=702 8327Line4112=702
7951Path4112=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c 8328Path4112=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\nfc_calibrations.c
7952Line4113=2250 8329Line4113=2250
7953Path4113=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c 8330Path4113=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
7954Line4113.2=2286 8331Line4113.2=2286
7955Path4113.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c 8332Path4113.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
7956Line4114=2168 8333Line4114=2168
7957Path4114=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c 8334Path4114=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
7958Line4115=1735 8335Line4115=1735
7959Path4115=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c 8336Path4115=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Data_Exchange\iso_dep\nfc_iso_dep_protocol.c
7960Line4116=721 8337Line4116=721
7961Path4116=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c 8338Path4116=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
7962Line4128=510 8339Line4128=510
7963Path4128=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 8340Path4128=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
7964Line4129=270 8341Line4129=270
7965Path4129=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 8342Path4129=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
7966Line4130=560 8343Line4130=560
7967Path4130=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 8344Path4130=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
7968Line4131=588 8345Line4131=588
7969Path4131=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 8346Path4131=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
7970Line4132=606 8347Line4132=606
7971Path4132=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 8348Path4132=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
7972Line4133=624 8349Line4133=624
7973Path4133=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 8350Path4133=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
7974Line4134=664 8351Line4134=664
7975Path4134=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 8352Path4134=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
7976Line4135=633 8353Line4135=633
7977Path4135=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 8354Path4135=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
7978Line4136=867 8355Line4136=867
7979Path4136=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8356Path4136=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
7980Line4137=1291 8357Line4137=1291
7981Path4137=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 8358Path4137=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
7982Line4138=1300 8359Line4138=1300
7983Path4138=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 8360Path4138=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
7984Line4139=249 8361Line4139=249
7985Path4139=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8362Path4139=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
7986Line4140=893 8363Line4140=893
7987Path4140=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8364Path4140=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
7988Line4141=571 8365Line4141=571
7989Path4141=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8366Path4141=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
7990Line4142=612 8367Line4142=612
7991Path4142=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8368Path4142=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
7992Line4143=290 8369Line4143=290
7993Path4143=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8370Path4143=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
7994Line4144=308 8371Line4144=308
7995Path4144=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8372Path4144=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
7996Line4145=826 8373Line4145=826
7997Path4145=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8374Path4145=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
7998Line4146=829 8375Line4146=829
7999Path4146=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8376Path4146=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
8000Line4147=832 8377Line4147=832
8001Path4147=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8378Path4147=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
8002Line4148=835 8379Line4148=835
8003Path4148=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8380Path4148=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
8004Line4149=347 8381Line4149=347
8005Path4149=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8382Path4149=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
8006Line4150=377 8383Line4150=377
8007Path4150=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8384Path4150=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
8008Line4151=405 8385Line4151=405
8009Path4151=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8386Path4151=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
8010Line4152=414 8387Line4152=414
8011Path4152=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8388Path4152=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
8012Line4153=603 8389Line4153=603
8013Path4153=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_swp_hw.c 8390Path4153=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_swp_hw.c
8014Line4154=781 8391Line4154=781
8015Path4154=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 8392Path4154=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
8016Line4155=1027 8393Line4155=1027
8017Path4155=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8394Path4155=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
8018Line4156=1023 8395Line4156=1023
8019Path4156=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8396Path4156=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
8020Line4157=1037 8397Line4157=1037
8021Path4157=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8398Path4157=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
8022Line4158=1033 8399Line4158=1033
8023Path4158=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c 8400Path4158=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_shdlc_protocol.c
8024Line4159=1370 8401Line4159=1370
8025Path4159=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 8402Path4159=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
8026Line4160=209 8403Line4160=209
8027Path4160=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c 8404Path4160=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
8028Line4161=271 8405Line4161=271
8029Path4161=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c 8406Path4161=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
8030Line4162=267 8407Line4162=267
8031Path4162=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c 8408Path4162=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
8032Line4163=184 8409Line4163=184
8033Path4163=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c 8410Path4163=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
8034Line4164=244 8411Line4164=244
8035Path4164=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c 8412Path4164=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
8036Line4165=782 8413Line4165=782
8037Path4165=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c 8414Path4165=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
8038Line4166=143 8415Line4166=143
8039Path4166=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c 8416Path4166=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
8040Line4167=806 8417Line4167=806
8041Path4167=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c 8418Path4167=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Reader\Technology_Detection\nfc_technology_detection.c
8042Line4168=383 8419Line4168=383
8043Path4168=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c 8420Path4168=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
8044Line4169=393 8421Line4169=393
8045Path4169=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c 8422Path4169=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
8046Line4170=639 8423Line4170=639
8047Path4170=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c 8424Path4170=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
8048Line4171=152 8425Line4171=152
8049Path4171=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c 8426Path4171=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_RF.c
8050Line4172=904 8427Line4172=904
8051Path4172=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c 8428Path4172=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
8052Line4173=1097 8429Line4173=1097
8053Path4173=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c 8430Path4173=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
8054Line4174=1179 8431Line4174=704
8055Path4174=M:\Omri_WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c 8432Path4174=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
8056Line4174.2=704 8433Line4174.2=1179
8057Path4174.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c 8434Path4174.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\Proj\sources\int_handler.c
8058Line4175=103 8435Line4175=103
8059Path4175=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c 8436Path4175=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
8060Line4176=236 8437Line4176=236
8061Path4176=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c 8438Path4176=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
8062Line4177=261 8439Line4177=261
8063Path4177=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c 8440Path4177=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Utils\nfc_buffer.c
8064Line4178=406 8441Line4178=406
8065Path4178=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c 8442Path4178=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
8066Line4179=411 8443Line4179=411
8067Path4179=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c 8444Path4179=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
8068Line4180=597 8445Line4180=597
8069Path4180=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c 8446Path4180=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
8070Line4181=623 8447Line4181=623
8071Path4181=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c 8448Path4181=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
8072Line4182=408 8449Line4182=408
8073Path4182=M:\Omri_WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c 8450Path4182=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\OSA\Buffers\osa_buf.c
8074Line4183=823 8451Line4183=823
8075Path4183=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c 8452Path4183=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
8076Line4184=485 8453Line4184=485
8077Path4184=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c 8454Path4184=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_interrupt.c
8078Line4185=849 8455Line4185=849
8079Path4185=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c 8456Path4185=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_timer.c
8080Line4187=669 8457Line4187=669
8081Path4187=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c 8458Path4187=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
8082Line4188=674 8459Line4188=674
8083Path4188=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c 8460Path4188=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\main\nfc_main.c
8084Line4189=1358 8461Line4189=1358
8085Path4189=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 8462Path4189=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
8086Line4190=1121 8463Line4190=1121
8087Path4190=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c 8464Path4190=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_persistent.c
8088Line4192=821 8465Line4192=821
8089Path4192=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 8466Path4192=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
8090Line4193=844 8467Line4193=844
8091Path4193=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 8468Path4193=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
8092Line4194=860 8469Line4194=860
8093Path4194=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c 8470Path4194=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_DCLB.c
8094Line4195=617 8471Line4195=617
8095Path4195=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_swp_hw.c 8472Path4195=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\Drv\nfc_swp_hw.c
8096Line4224=165 8473Line4224=165
8097Path4224=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 8474Path4224=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
8098Line4225=1004 8475Line4225=1004
8099Path4225=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c 8476Path4225=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\core\Secure_Element\nfc_swp_protocol.c
8100Line4226=1669 8477Line4226=1669
8101Path4226=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_controller.c 8478Path4226=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_controller.c
8102Line4227=353 8479Line4227=353
8103Path4227=M:\Omri_WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_admin_gate.c 8480Path4227=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\NFC\hci\nfc_hci_admin_gate.c
8104Line5000=1311 8481Line5000=1311
8105Path5000=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8482Path5000=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8106Line5001=478 8483Line5001=478
8107Path5001=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c 8484Path5001=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
8108Line5002=484 8485Line5002=484
8109Path5002=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c 8486Path5002=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
8110Line5003=730 8487Line5003=730
8111Path5003=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c 8488Path5003=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
8112Line5004=204 8489Line5004=204
8113Path5004=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_config.c 8490Path5004=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_config.c
8114Line5005=245 8491Line5005=245
8115Path5005=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8492Path5005=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8116Line5006=159 8493Line5006=159
8117Path5006=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8494Path5006=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8118Line5007=862 8495Line5007=862
8119Path5007=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8496Path5007=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8120Line5010=2063 8497Line5010=2063
8121Path5010=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c 8498Path5010=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
8122Line5011=2258 8499Line5011=2258
8123Path5011=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c 8500Path5011=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
8124Line5011.2=2331 8501Line5011.2=2331
8125Path5011.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c 8502Path5011.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
8126Line5011.3=2379 8503Line5011.3=2379
8127Path5011.3=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c 8504Path5011.3=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
8128Line5011.4=2431 8505Line5011.4=2431
8129Path5011.4=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c 8506Path5011.4=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
8130Line5011.5=2476 8507Line5011.5=2476
8131Path5011.5=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c 8508Path5011.5=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
8132Line5011.6=2518 8509Line5011.6=2518
8133Path5011.6=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c 8510Path5011.6=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
8134Line5013=840 8511Line5013=840
8135Path5013=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c 8512Path5013=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
8136Line5016=284 8513Line5016=284
8137Path5016=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_config.c 8514Path5016=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_config.c
8138Line5017=339 8515Line5017=339
8139Path5017=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_config.c 8516Path5017=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_config.c
8140Line5018=406 8517Line5018=406
8141Path5018=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_config.c 8518Path5018=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_config.c
8142Line5019=451 8519Line5019=451
8143Path5019=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_config.c 8520Path5019=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_config.c
8144Line5021=909 8521Line5021=909
8145Path5021=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8522Path5021=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8146Line5022=704 8523Line5022=704
8147Path5022=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8524Path5022=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8148Line5022.2=792 8525Line5022.2=792
8149Path5022.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8526Path5022.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8150Line5023=712 8527Line5023=712
8151Path5023=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8528Path5023=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8152Line5023.2=800 8529Line5023.2=800
8153Path5023.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8530Path5023.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8154Line5024=634 8531Line5024=634
8155Path5024=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8532Path5024=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8156Line5025=644 8533Line5025=644
8157Path5025=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8534Path5025=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8158Line5026=537 8535Line5026=537
8159Path5026=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8536Path5026=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8160Line5027=586 8537Line5027=586
8161Path5027=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8538Path5027=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8162Line5028=1126 8539Line5028=1126
8163Path5028=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8540Path5028=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8164Line5029=1132 8541Line5029=1132
8165Path5029=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8542Path5029=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8166Line5030=1137 8543Line5030=1137
8167Path5030=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8544Path5030=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8168Line5030.2=1265 8545Line5030.2=1265
8169Path5030.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8546Path5030.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8170Line5031=623 8547Line5031=623
8171Path5031=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8548Path5031=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8172Line5033=195 8549Line5033=195
8173Path5033=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8550Path5033=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8174Line5034=425 8551Line5034=425
8175Path5034=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8552Path5034=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8176Line5035=517 8553Line5035=517
8177Path5035=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8554Path5035=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8178Line5036=613 8555Line5036=613
8179Path5036=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8556Path5036=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8180Line5037=684 8557Line5037=684
8181Path5037=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8558Path5037=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8182Line5038=772 8559Line5038=772
8183Path5038=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8560Path5038=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8184Line5039=738 8561Line5039=738
8185Path5039=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8562Path5039=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8186Line5040=828 8563Line5040=828
8187Path5040=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8564Path5040=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8188Line5073=695 8565Line5073=695
8189Path5073=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8566Path5073=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8190Line5074=783 8567Line5074=783
8191Path5074=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8568Path5074=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8192Line5075=527 8569Line5075=527
8193Path5075=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8570Path5075=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8194Line5084=199 8571Line5084=199
8195Path5084=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8572Path5084=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8196Line5085=215 8573Line5085=215
8197Path5085=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8574Path5085=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8198Line5086=231 8575Line5086=231
8199Path5086=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8576Path5086=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8200Line5087=280 8577Line5087=280
8201Path5087=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8578Path5087=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8202Line5088=347 8579Line5088=347
8203Path5088=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8580Path5088=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8204Line5200=118 8581Line5200=118
8205Path5200=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c 8582Path5200=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c
8206Line5201=142 8583Line5201=142
8207Path5201=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c 8584Path5201=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c
8208Line5202=1174 8585Line5202=1174
8209Path5202=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c 8586Path5202=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
8210Line5203=360 8587Line5203=360
8211Path5203=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8588Path5203=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8212Line5204=364 8589Line5204=364
8213Path5204=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8590Path5204=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8214Line5214=294 8591Line5214=294
8215Path5214=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c 8592Path5214=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c
8216Line5216=1728 8593Line5216=1728
8217Path5216=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8594Path5216=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8218Line5217=1761 8595Line5217=1761
8219Path5217=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8596Path5217=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8220Line5221=1578 8597Line5221=1578
8221Path5221=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8598Path5221=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8222Line5222=1634 8599Line5222=1634
8223Path5222=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8600Path5222=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8224Line5223=1667 8601Line5223=1667
8225Path5223=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8602Path5223=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8226Line5227=293 8603Line5227=293
8227Path5227=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8604Path5227=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8228Line5229=1653 8605Line5229=1653
8229Path5229=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8606Path5229=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8230Line5230=1638 8607Line5230=1638
8231Path5230=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8608Path5230=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8232Line5230.2=1449 8609Line5230.2=1449
8233Path5230.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c 8610Path5230.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
8234Line5231=1642 8611Line5231=1642
8235Path5231=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8612Path5231=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8236Line5231.2=1453 8613Line5231.2=1453
8237Path5231.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c 8614Path5231.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
8238Line5232=1649 8615Line5232=1649
8239Path5232=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8616Path5232=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8240Line5233=902 8617Line5233=902
8241Path5233=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8618Path5233=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8242Line5234=896 8619Line5234=896
8243Path5234=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8620Path5234=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8244Line5235=959 8621Line5235=959
8245Path5235=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8622Path5235=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8246Line5236=1047 8623Line5236=1047
8247Path5236=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8624Path5236=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8248Line5237=375 8625Line5237=375
8249Path5237=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8626Path5237=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8250Line5238=371 8627Line5238=371
8251Path5238=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8628Path5238=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8252Line5239=469 8629Line5239=469
8253Path5239=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8630Path5239=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8254Line5240=473 8631Line5240=473
8255Path5240=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8632Path5240=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8256Line5241=537 8633Line5241=537
8257Path5241=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8634Path5241=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8258Line5242=541 8635Line5242=541
8259Path5242=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8636Path5242=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8260Line5243=487 8637Line5243=487
8261Path5243=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8638Path5243=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8262Line5244=491 8639Line5244=491
8263Path5244=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8640Path5244=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8264Line5245=552 8641Line5245=552
8265Path5245=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8642Path5245=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8266Line5246=556 8643Line5246=556
8267Path5246=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8644Path5246=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8268Line5249=1931 8645Line5249=1931
8269Path5249=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8646Path5249=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8270Line5251=1937 8647Line5251=1937
8271Path5251=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8648Path5251=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8272Line5252=411 8649Line5252=411
8273Path5252=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c 8650Path5252=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c
8274Line5252.2=444 8651Line5252.2=444
8275Path5252.2=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c 8652Path5252.2=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c
8276Line5253=448 8653Line5253=448
8277Path5253=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c 8654Path5253=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c
8278Line5254=415 8655Line5254=415
8279Path5254=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c 8656Path5254=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_sleep.c
8280Line5255=1675 8657Line5255=1675
8281Path5255=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c 8658Path5255=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_control.c
8282Line5257=556 8659Line5257=556
8283Path5257=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c 8660Path5257=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_interrupts.c
8284Line5258=2028 8661Line5258=2028
8285Path5258=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c 8662Path5258=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
8286Line5259=846 8663Line5259=846
8287Path5259=M:\Omri_WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c 8664Path5259=C:\BTFW_Local\Altassian_SourceTree\WPAN_45nm_FW_4_SP\ti\SOC\SLIMbus\sb_messages.c
8288 8665
8289[StringTable] 8666[StringTable]
8290Str10.0=0,0,HV1 8667Str10.0=0,0,HV1
diff --git a/initscripts/TIInit_11.8.32.bts b/initscripts/TIInit_11.8.32.bts
index b8c9f6c..5145ee5 100644
--- a/initscripts/TIInit_11.8.32.bts
+++ b/initscripts/TIInit_11.8.32.bts
Binary files differ
diff --git a/initscripts/TIInit_12.10.28.bts b/initscripts/TIInit_12.10.28.bts
index 585bce5..946aa54 100644
--- a/initscripts/TIInit_12.10.28.bts
+++ b/initscripts/TIInit_12.10.28.bts
Binary files differ
diff --git a/initscripts/TIInit_6.12.26.bts b/initscripts/TIInit_6.12.26.bts
index a6d063f..5799aa9 100644
--- a/initscripts/TIInit_6.12.26.bts
+++ b/initscripts/TIInit_6.12.26.bts
Binary files differ
diff --git a/initscripts/TIInit_6.7.16.bts b/initscripts/TIInit_6.7.16.bts
index 6c11cf9..2d24a96 100644
--- a/initscripts/TIInit_6.7.16.bts
+++ b/initscripts/TIInit_6.7.16.bts
Binary files differ
diff --git a/initscripts/initscripts-TIInit_6.12.26.bts b/initscripts/initscripts-TIInit_6.12.26.bts
index 68072e4..362814f 100644
--- a/initscripts/initscripts-TIInit_6.12.26.bts
+++ b/initscripts/initscripts-TIInit_6.12.26.bts
Binary files differ
diff --git a/initscripts/initscripts-TIInit_6.7.16_bt_spec_4.1.bts b/initscripts/initscripts-TIInit_6.7.16_bt_spec_4.1.bts
index 69aaaad..c7b9a28 100644
--- a/initscripts/initscripts-TIInit_6.7.16_bt_spec_4.1.bts
+++ b/initscripts/initscripts-TIInit_6.7.16_bt_spec_4.1.bts
Binary files differ
diff --git a/xml/TIInit_12.10.28.xml b/xml/TIInit_12.10.28.xml
index 31b94c4..136b0ac 100644
--- a/xml/TIInit_12.10.28.xml
+++ b/xml/TIInit_12.10.28.xml
@@ -94,12 +94,6 @@
94 </Param> 94 </Param>
95</Type> 95</Type>
96 96
97<Values name="WLAN_AFH_MAP_POLICY" type="enum">
98 <Value val="0x00">give low priority to WLAN reported map</Value>
99 <Value val="0x01">give high priority to WLAN reported map</Value>
100 <Value val="0x02">ignore WLAN reported map</Value>
101</Values>
102
103<Packet name="ve" type="ve" typemask="0x00000002"> 97<Packet name="ve" type="ve" typemask="0x00000002">
104 <Param type="u" size="1"> 98 <Param type="u" size="1">
105 <Name>Layer</Name> 99 <Name>Layer</Name>
@@ -3083,6 +3077,9 @@
3083 <Value val="0x04">Bluetooth HCI Specification 2.1</Value> 3077 <Value val="0x04">Bluetooth HCI Specification 2.1</Value>
3084 <Value val="0x05">Bluetooth HCI Specification 3.0</Value> 3078 <Value val="0x05">Bluetooth HCI Specification 3.0</Value>
3085 <Value val="0x06">Bluetooth HCI Specification 4.0</Value> 3079 <Value val="0x06">Bluetooth HCI Specification 4.0</Value>
3080 <Value val="0x07">Bluetooth HCI Specification 4.1</Value>
3081 <Value val="0x08">Bluetooth HCI Specification 4.2</Value>
3082 <Value val="0x09">Bluetooth HCI Specification 5.0</Value>
3086 <!-- 3083 <!--
3087 Taken from the following URL: 3084 Taken from the following URL:
3088 https://www.bluetooth.org/foundry/assignnumb/document/hci_assigned_numbers 3085 https://www.bluetooth.org/foundry/assignnumb/document/hci_assigned_numbers
@@ -3097,6 +3094,9 @@
3097 <Value val="0x04">Bluetooth Core Specification 2.1</Value> 3094 <Value val="0x04">Bluetooth Core Specification 2.1</Value>
3098 <Value val="0x05">Bluetooth Core Specification 3.0</Value> 3095 <Value val="0x05">Bluetooth Core Specification 3.0</Value>
3099 <Value val="0x06">Bluetooth Core Specification 4.0</Value> 3096 <Value val="0x06">Bluetooth Core Specification 4.0</Value>
3097 <Value val="0x07">Bluetooth Core Specification 4.1</Value>
3098 <Value val="0x08">Bluetooth Core Specification 4.2</Value>
3099 <Value val="0x09">Bluetooth Core Specification 5.0</Value>
3100 <!-- 3100 <!--
3101 Taken from the following URL: 3101 Taken from the following URL:
3102 https://www.bluetooth.org/foundry/assignnumb/document/link_manager_protocol 3102 https://www.bluetooth.org/foundry/assignnumb/document/link_manager_protocol
@@ -7058,6 +7058,15 @@
7058 <Value val="0x01">Clear Data</Value> 7058 <Value val="0x01">Clear Data</Value>
7059</Values> 7059</Values>
7060 7060
7061<Values name="WLAN_AFH_MAP_POLICY" type="enum">
7062 <Value val="0x00">give low priority to WLAN reported map</Value>
7063 <Value val="0x01">give high priority to WLAN reported map</Value>
7064 <Value val="0x02">ignore WLAN reported map</Value>
7065</Values>
7066
7067
7068
7069
7061<!-- ******************************************************* --> 7070<!-- ******************************************************* -->
7062<!-- ******************************************************* --> 7071<!-- ******************************************************* -->
7063<!-- --> 7072<!-- -->
@@ -13257,64 +13266,6 @@
13257 </Param> 13266 </Param>
13258</Command> 13267</Command>
13259 13268
13260<Command name="HCI_VS_Write_Memory_Block_To_DTST_Mem" type="sc" opcode="0xFD97">
13261 <Param type="o" size="2">
13262 <Name>Opcode</Name>
13263 <Default>0xFD97</Default>
13264 <Desc>HCIPP Write Memory Block To DTST Mem</Desc>
13265 </Param>
13266 <Param type="u" size="4">
13267 <Name>Address</Name>
13268 <Default>0x00190200</Default>
13269 <Desc />
13270 </Param>
13271 <Param type="u" size="1" label="len">
13272 <Name>Size</Name>
13273 <Default>04</Default>
13274 <Desc>1-200</Desc>
13275 </Param>
13276 <Param type="x" size="len">
13277 <Name>Values</Name>
13278 <Default>"00000000"</Default>
13279 <Desc>Data starts from left to right</Desc>
13280 </Param>
13281 <Param type="R">
13282 <Name>HCI_Command_Complete_Event</Name>
13283 <Default />
13284 <Desc />
13285 </Param>
13286</Command>
13287
13288<Command name="HCI_VS_Read_Memory_Block_From_DTST" type="sc" opcode="0xFD7F">
13289 <Param type="o" size="2">
13290 <Name>Opcode</Name>
13291 <Default>0xFD7F</Default>
13292 <Desc>HCIPP Read Memory Block From DTST Mem</Desc>
13293 </Param>
13294 <Param type="u" size="4">
13295 <Name>Address</Name>
13296 <Default>0x00190200</Default>
13297 <Desc />
13298 </Param>
13299 <Param type="u" size="1" label="len">
13300 <Name>Size</Name>
13301 <Default>04</Default>
13302 <Desc>1-200</Desc>
13303 </Param>
13304 <Param type="R">
13305 <Name>HCI_Command_Complete_Event</Name>
13306 </Param>
13307 <Param type="u" size="1" valtype="Status">
13308 <Name>Status</Name>
13309 <Default>0x00</Default>
13310 <Desc>Status</Desc>
13311 </Param>
13312 <Param type="x" size="packet_remain">
13313 <Name>Data</Name>
13314 <Desc>any</Desc>
13315 </Param>
13316</Command>
13317
13318<Command name="HCI_VS_Write_BD_ADDR" type="sc" opcode="0xfc06"> 13269<Command name="HCI_VS_Write_BD_ADDR" type="sc" opcode="0xfc06">
13319 <Param type="o" size="2"> 13270 <Param type="o" size="2">
13320 <Name>Opcode</Name> 13271 <Name>Opcode</Name>
@@ -15606,179 +15557,6 @@
15606 </Param> 15557 </Param>
15607</Command> 15558</Command>
15608 15559
15609<Command name="HCI_VS_Config_Power_Mng_Params" type="sc" opcode="0xFD58">
15610 <Param type="o" size="2">
15611 <Name>Opcode</Name>
15612 <Default>0xFD58</Default>
15613 <Desc>HCIPP Config Power Mng Params</Desc>
15614 </Param>
15615 <Param type="u" size="1">
15616 <Name>Enable flag</Name>
15617 <Default>1</Default>
15618 <Desc>When set to 1, indicates enabling of power management algorithm</Desc>
15619 </Param>
15620 <Param type="u" size="1">
15621 <Name>rssi_thl_acl (dBm) </Name>
15622 <Default>-50</Default>
15623 <Desc />
15624 </Param>
15625 <Param type="u" size="1">
15626 <Name>rssi_thl_sco (dBm) </Name>
15627 <Default>-50</Default>
15628 <Desc />
15629 </Param>
15630 <Param type="u" size="1">
15631 <Name>rssi_thl_edr3 (dBm) </Name>
15632 <Default>-50</Default>
15633 <Desc />
15634 </Param>
15635 <Param type="u" size="1">
15636 <Name>rssi_thh_acl (dBm) </Name>
15637 <Default>-30</Default>
15638 <Desc />
15639 </Param>
15640 <Param type="u" size="1">
15641 <Name>rssi_thh_sco (dBm) </Name>
15642 <Default>-30</Default>
15643 <Desc />
15644 </Param>
15645 <Param type="u" size="1">
15646 <Name>rssi_thh_edr3 (dBm) </Name>
15647 <Default>-30</Default>
15648 <Desc />
15649 </Param>
15650 <Param type="u" size="1">
15651 <Name>rssi_vhth (dBm) </Name>
15652 <Default>-20</Default>
15653 <Desc />
15654 </Param>
15655
15656 <Param type="u" size="1">
15657 <Name>rssi_vhth_edr3 (dBm) </Name>
15658 <Default>-20</Default>
15659 <Desc />
15660 </Param>
15661 <Param type="u" size="1">
15662 <Name>rssi_th_sensitivity</Name>
15663 <Default>-80</Default>
15664 <Desc></Desc>
15665 </Param>
15666 <Param type="u" size="1">
15667 <Name>snr_thl</Name>
15668 <Default>0</Default>
15669 <Desc>0 - disable SNR condition.</Desc>
15670 </Param>
15671 <Param type="u" size="1">
15672 <Name>snr_edr3_thl</Name>
15673 <Default>0</Default>
15674 <Desc>0 - disable SNR condition.</Desc>
15675 </Param>
15676 <Param type="u" size="1">
15677 <Name>snr_thh</Name>
15678 <Default>0</Default>
15679 <Desc>0 - disable SNR condition.</Desc>
15680 </Param>
15681
15682 <Param type="u" size="1">
15683 <Name>snr_edr3_thh</Name>
15684 <Default>0</Default>
15685 <Desc>0 - disable SNR condition.</Desc>
15686 </Param>
15687
15688 <Param type="u" size="1">
15689 <Name>bad_sync_count_th_sco</Name>
15690 <Default>3</Default>
15691 <Desc /> Used for SCO connection as threshold for req. in/decrease power.
15692 </Param>
15693
15694 <Param type="u" size="1">
15695 <Name>fec_ration_thl_sco</Name>
15696 <Default>150</Default>
15697 <Desc> Threshold for req. decrease power in case of bad HEC. (bad_headers/Headers) &lt; (1/fec_ration_thl_sco) </Desc>
15698 </Param>
15699 <Param type="u" size="1">
15700 <Name>fec_ration_thh_sco</Name>
15701 <Default>100</Default>
15702 <Desc> Threshold for req. increase power in case of bad HEC. (bad_headers/Headers) &gt; (1/fec_ration_thh_sco) </Desc>
15703 </Param>
15704
15705 <Param type="u" size="2">
15706 <Name>fec_min_headers_acl</Name>
15707 <Default>8</Default>
15708 <Desc> Minimum number of Headers to calculate HEC statistics for e/SCO connection</Desc>
15709 </Param>
15710 <Param type="u" size="2">
15711 <Name>fec_min_headers_sco</Name>
15712 <Default>8</Default>
15713 <Desc> Minimum number of Headers to calculate HEC statistics for ACL connection</Desc>
15714 </Param>
15715 <Param type="u" size="1">
15716 <Name>crc_ratio_thl_acl</Name>
15717 <Default>60</Default>
15718 <Desc> Threshold for req. decrease power in case of bad_crc. (bad_crc/(bad_crc + good_crc)) &lt; (1/crc_ratio_thl_acl) </Desc>
15719 </Param>
15720 <Param type="u" size="1">
15721 <Name>crc_ratio_thh_acl</Name>
15722 <Default>10</Default>
15723 <Desc> Threshold for req. increase power in case of bad_crc. (bad_crc/(bad_crc + good_crc)) &gt; (1/crc_ratio_thh_acl) </Desc>
15724 </Param>
15725 <Param type="u" size="1">
15726 <Name>crc_min_pkts_acl</Name>
15727 <Default>25</Default>
15728 <Desc>Minimum number of packets to calculate CRC statistics</Desc>
15729 </Param>
15730 <Param type="u" size="1">
15731 <Name>power_decision_time</Name>
15732 <Default>2</Default>
15733 <Desc>The interval, in which a decision is made whether to increase/decrease or not to change peer tx power (decision interval = power_decision_time x100ms)</Desc>
15734 </Param>
15735 <Param type="u" size="1">
15736 <Name>power_acl_response_time</Name>
15737 <Default>1</Default>
15738 <Desc>On ACL channel the minimal delay between the last command requested to increase power or decrease to the command request to increase power (delay interval = power_decision_time x power_response_time x 100ms)</Desc>
15739 </Param>
15740 <Param type="u" size="1">
15741 <Name>power_sco_response_time</Name>
15742 <Default>1</Default>
15743 <Desc>On E/SCO channel the minimal delay between the last command requested to increase power or decrease to the command request to increase power (delay interval = power_decision_time x power_response_time x 100ms)</Desc>
15744 </Param>
15745 <Param type="u" size="1">
15746 <Name>power_edr3_response_time</Name>
15747 <Default>1</Default>
15748 <Desc>On EDR3 channel the minimal delay between the last command requested to increase power or decrease to the command request to increase power (delay interval = power_decision_time x power_response_time x 100ms)</Desc>
15749 </Param>
15750
15751 <Param type="u" size="1">
15752 <Name>power_delay_time</Name>
15753 <Default>20</Default>
15754 <Desc>The minimal delay between the last command requested to increase power or decrease to the command request to decrease power (delay interval = power_delay_time x power_decision_time x 100ms)</Desc>
15755 </Param>
15756 <Param type="u" size="1">
15757 <Name>deep_fade_rssi_delta1 (dBm)</Name>
15758 <Default>-10</Default>
15759 <Desc>rssi threshold between current measure and the previews measure to make decision if we in deep fade.(delta2 = rssi[N] - rssi[N-1]) </Desc>
15760 </Param>
15761 <Param type="u" size="1">
15762 <Name>deep_fade_rssi_delta2 (dBm)</Name>
15763 <Default>-20</Default>
15764 <Desc>rssi threshold between current measure and the one before the preview measure to make decision if we in deep fade.(delta2 = rssi[N] - rssi[N-2])</Desc>
15765 </Param>
15766 <Param type="u" size="1">
15767 <Name>deep_fade_edr3_rssi_delta1 (dBm)</Name>
15768 <Default>-10</Default>
15769 <Desc>rssi threshold between current measure and the previews measure to make decision if we in deep fade.(delta2 = rssi[N] - rssi[N-1] </Desc>
15770 </Param>
15771 <Param type="u" size="1">
15772 <Name>deep_fade_edr3_rssi_delta2 (dBm)</Name>
15773 <Default>-20</Default>
15774 <Desc>rssi threshold between current measure and the one before the preview measure to make decision if we in deep fade.(delta2 = rssi[N] - rssi[N-2])</Desc>
15775 </Param>
15776 <Param type="R">
15777 <Name>HCI_Command_Complete_Event</Name>
15778 <Default />
15779 <Desc />
15780 </Param>
15781</Command>
15782 15560
15783<Command name="HCI_VS_Config_CQDDR_Params" type="sc" opcode="0xFD64"> 15561<Command name="HCI_VS_Config_CQDDR_Params" type="sc" opcode="0xFD64">
15784 <Param type="o" size="2"> 15562 <Param type="o" size="2">
@@ -17277,72 +17055,23 @@
17277 </Param> 17055 </Param>
17278</Command> 17056</Command>
17279 17057
17280 17058<Command name="HCI_VS_DRP_Reset_BER_Meter" type="sc" opcode="0xFE29">
17281<Command name="HCI_VS_DRP_Read_BER_Meter_Status" type="sc" opcode="0xFE2A"> 17059 <Param type="o" size="2">
17282 <Param type="o" size="2"> 17060 <Name>Opcode</Name>
17283 <Name>Opcode</Name> 17061 <Default>0xFE29</Default>
17284 <Default>0xFE2A</Default> 17062 <Desc>HCIPP Reset DRP BER Meter</Desc>
17285 <Desc>HCIPP Read DRP BER Meter Status</Desc> 17063 </Param>
17286 </Param> 17064 <Param type="R">
17287 <Param type="R"> 17065 <Name>HCI_Command_Complete_Event</Name>
17288 <Name>HCI_Command_Complete_Event</Name> 17066 <Default />
17289 <Default /> 17067 <Desc />
17290 <Desc /> 17068 </Param>
17291 </Param> 17069 <Param type="u" size="1" valtype="Status">
17292 <Param type="u" size="1" valtype="Status"> 17070 <Name>Status</Name>
17293 <Name>Status</Name> 17071 <Default>0x00</Default>
17294 <Default>0x00</Default> 17072 <Desc>0 - success, 1 - illegal command</Desc>
17295 <Desc>0 - success, 1 - illegal command</Desc> 17073 </Param>
17296 </Param>
17297 <Param type="u" size="1">
17298 <Name>Synced to master</Name>
17299 <Default>0x00</Default>
17300 <Desc>1 - synced to master, 0 - no sync detected</Desc>
17301 </Param>
17302 <Param type="u" size="1">
17303 <Name>Finished at least 1 test</Name>
17304 <Default>0x00</Default>
17305 <Desc>0 - First test has not been finished, 1 - Values are valid for current measurment</Desc>
17306 </Param>
17307 <Param type="u" size="4">
17308 <Name>Number of packet received in last test</Name>
17309 <Default>0x00</Default>
17310 <Desc>Number of packet received in last test</Desc>
17311 </Param>
17312 <Param type="u" size="4">
17313 <Name>Total bits counted in last test</Name>
17314 <Default>0x00</Default>
17315 <Desc>Total bits counted in last test</Desc>
17316 </Param>
17317 <Param type="u" size="4">
17318 <Name>Number of bits error found in last test</Name>
17319 <Default>0x00</Default>
17320 <Desc>Number of bits error found in last test</Desc>
17321 </Param>
17322 <Param type="u" size="4">
17323 <Name>Number of packet received in current test</Name>
17324 <Default>0x00</Default>
17325 <Desc>Number of packet received in current test</Desc>
17326 </Param>
17327</Command> 17074</Command>
17328
17329 <Command name="HCI_VS_DRP_Reset_BER_Meter" type="sc" opcode="0xFE29">
17330 <Param type="o" size="2">
17331 <Name>Opcode</Name>
17332 <Default>0xFE29</Default>
17333 <Desc>HCIPP Reset DRP BER Meter</Desc>
17334 </Param>
17335 <Param type="R">
17336 <Name>HCI_Command_Complete_Event</Name>
17337 <Default />
17338 <Desc />
17339 </Param>
17340 <Param type="u" size="1" valtype="Status">
17341 <Name>Status</Name>
17342 <Default>0x00</Default>
17343 <Desc>0 - success, 1 - illegal command</Desc>
17344 </Param>
17345 </Command>
17346 17075
17347<Command name="HCI_VS_DRPb_BER_Meter_Start" type="sc" opcode="0xFD8B"> 17076<Command name="HCI_VS_DRPb_BER_Meter_Start" type="sc" opcode="0xFD8B">
17348 <Param type="o" size="2"> 17077 <Param type="o" size="2">
@@ -17440,6 +17169,55 @@
17440 </Param> 17169 </Param>
17441</Command> 17170</Command>
17442 17171
17172 <Command name="HCI_VS_DRP_Read_BER_Meter_Status" type="sc" opcode="0xFE2A">
17173 <Param type="o" size="2">
17174 <Name>Opcode</Name>
17175 <Default>0xFE2A</Default>
17176 <Desc>HCIPP Read DRP BER Meter Status</Desc>
17177 </Param>
17178 <Param type="R">
17179 <Name>HCI_Command_Complete_Event</Name>
17180 <Default />
17181 <Desc />
17182 </Param>
17183 <Param type="u" size="1" valtype="Status">
17184 <Name>Status</Name>
17185 <Default>0x00</Default>
17186 <Desc>0 - success, 1 - illegal command</Desc>
17187 </Param>
17188 <Param type="u" size="1">
17189 <Name>Synced to master</Name>
17190 <Default>0x00</Default>
17191 <Desc>1 - synced to master, 0 - no sync detected</Desc>
17192 </Param>
17193 <Param type="u" size="1">
17194 <Name>Finished at least 1 test</Name>
17195 <Default>0x00</Default>
17196 <Desc>0 - First test has not been finished, 1 - Values are valid for current measurment</Desc>
17197 </Param>
17198 <Param type="u" size="4">
17199 <Name>Number of packet received in last test</Name>
17200 <Default>0x00</Default>
17201 <Desc>Number of packet received in last test</Desc>
17202 </Param>
17203 <Param type="u" size="4">
17204 <Name>Total bits counted in last test</Name>
17205 <Default>0x00</Default>
17206 <Desc>Total bits counted in last test</Desc>
17207 </Param>
17208 <Param type="u" size="4">
17209 <Name>Number of bits error found in last test</Name>
17210 <Default>0x00</Default>
17211 <Desc>Number of bits error found in last test</Desc>
17212 </Param>
17213 <Param type="u" size="4">
17214 <Name>Number of packet received in current test</Name>
17215 <Default>0x00</Default>
17216 <Desc>Number of packet received in current test</Desc>
17217 </Param>
17218 </Command>
17219
17220
17443<Command name="HCI_VS_PADC2DC_Config" type="sc" opcode="0xFDE3"> 17221<Command name="HCI_VS_PADC2DC_Config" type="sc" opcode="0xFDE3">
17444 <Param type="o" size="2"> 17222 <Param type="o" size="2">
17445 <Name>Opcode</Name> 17223 <Name>Opcode</Name>
@@ -18891,219 +18669,6 @@
18891 </Param> 18669 </Param>
18892</Command> 18670</Command>
18893 18671
18894<Command name="HCI_VS_DRPb_Set_RF_Calibration_Info" type="sc" opcode="0xFD76">
18895 <Param type="o" size="2">
18896 <Name>Opcode</Name>
18897 <Default>0xFD76</Default>
18898 <Desc>HCI VS DRPb set RF calibration info</Desc>
18899 </Param>
18900 <Param type="u" size="1">
18901 <Name>Reserved</Name>
18902 <Default>0x00</Default>
18903 <Desc>Reserved Parameter</Desc>
18904 </Param>
18905 <Param type="u" size="4" valtype="RF_Calibration_DRPb_Bitmap">
18906 <Name>Short calibration indication</Name>
18907 <Default>0x00005421</Default>
18908 <Desc>Checked box = short calibration, Unchecked box = not short calibration; 0x0000-0xFFFF: short calibration bitmap, 0xFFFFFFFF: Keep last bitmap.</Desc>
18909 </Param>
18910 <Param type="u" size="4" valtype="RF_Calibration_DRPb_Bitmap">
18911 <Name>Calibrations with antenna</Name>
18912 <Default>0x00005761</Default>
18913 <Desc>Checked box = use antenna, Unchecked box = don't use antenna; 0x0000-0xFFFF: antenna bitmap, 0xFFFFFFFF: Keep last bitmap.</Desc>
18914 </Param>
18915 <Param type="u" size="1">
18916 <Name>SD delay in ms</Name>
18917 <Default>20</Default>
18918 <Desc>Trigger same calibration in [x] ms in case of non successive attempt due to shut-down</Desc>
18919 </Param>
18920 <Param type="u" size="1">
18921 <Name>Num of SD attempts</Name>
18922 <Default>5</Default>
18923 <Desc>Maximum number of additional non successive attempts due to shut-down during calibration process</Desc>
18924 </Param>
18925 <Param type="u" size="1">
18926 <Name>Interference delay_ms</Name>
18927 <Default>10</Default>
18928 <Desc>Trigger same calibration in [x] ms in case of non successive attempt due to general interference</Desc>
18929 </Param>
18930 <Param type="u" size="1">
18931 <Name>Num of calib interf attempts</Name>
18932 <Default>5</Default>
18933 <Desc>Maximum number of additional non successive attempts due to general interference during calibration process</Desc>
18934 </Param>
18935 <Param type="u" size="1" valtype="RF_Calibrations">
18936 <Name>Calibration #1</Name>
18937 <Default>00</Default>
18938 <Desc>Calibrations order</Desc>
18939 </Param>
18940 <Param type="u" size="1" valtype="RF_Calibrations">
18941 <Name>Calibration #2</Name>
18942 <Default>07</Default>
18943 <Desc>Calibrations order</Desc>
18944 </Param>
18945 <Param type="u" size="1" valtype="RF_Calibrations">
18946 <Name>Calibration #3</Name>
18947 <Default>06</Default>
18948 <Desc>Calibrations order</Desc>
18949 </Param>
18950 <Param type="u" size="1" valtype="RF_Calibrations">
18951 <Name>Calibration #4</Name>
18952 <Default>10</Default>
18953 <Desc>Calibrations order</Desc>
18954 </Param>
18955 <Param type="u" size="1" valtype="RF_Calibrations">
18956 <Name>Calibration #5</Name>
18957 <Default>04</Default>
18958 <Desc>Calibrations order</Desc>
18959 </Param>
18960 <Param type="u" size="1" valtype="RF_Calibrations">
18961 <Name>Calibration #6</Name>
18962 <Default>05</Default>
18963 <Desc>Calibrations order</Desc>
18964 </Param>
18965 <Param type="u" size="1" valtype="RF_Calibrations">
18966 <Name>Calibration #7</Name>
18967 <Default>08</Default>
18968 <Desc>Calibrations order</Desc>
18969 </Param>
18970 <Param type="u" size="1" valtype="RF_Calibrations">
18971 <Name>Calibration #8</Name>
18972 <Default>09</Default>
18973 <Desc>Calibrations order</Desc>
18974 </Param>
18975 <Param type="u" size="1" valtype="RF_Calibrations">
18976 <Name>Calibration #9</Name>
18977 <Default>11</Default>
18978 <Desc>Calibrations order</Desc>
18979 </Param>
18980 <Param type="u" size="1" valtype="RF_Calibrations">
18981 <Name>Calibration #10</Name>
18982 <Default>12</Default>
18983 <Desc>Calibrations order</Desc>
18984 </Param>
18985 <Param type="u" size="1" valtype="RF_Calibrations">
18986 <Name>Calibration #11</Name>
18987 <Default>13</Default>
18988 <Desc>Calibrations order</Desc>
18989 </Param>
18990 <Param type="u" size="1" valtype="RF_Calibrations">
18991 <Name>Calibration #12</Name>
18992 <Default>14</Default>
18993 <Desc>Calibrations order</Desc>
18994 </Param>
18995 <Param type="u" size="1" valtype="RF_Calibrations">
18996 <Name>Calibration #13</Name>
18997 <Default>255</Default>
18998 <Desc>Calibrations order</Desc>
18999 </Param>
19000 <Param type="u" size="1" valtype="RF_Calibrations">
19001 <Name>Calibration #14</Name>
19002 <Default>255</Default>
19003 <Desc>Calibrations order</Desc>
19004 </Param>
19005 <Param type="u" size="1" valtype="RF_Calibrations">
19006 <Name>Calibration #15</Name>
19007 <Default>255</Default>
19008 <Desc>Calibrations order</Desc>
19009 </Param>
19010 <Param type="u" size="1" valtype="RF_Calibrations">
19011 <Name>Calibration #16</Name>
19012 <Default>255</Default>
19013 <Desc>Calibrations order</Desc>
19014 </Param>
19015 <Param type="u" size="1" valtype="RF_Calibrations">
19016 <Name>Calibration #17</Name>
19017 <Default>255</Default>
19018 <Desc>Calibrations order</Desc>
19019 </Param>
19020 <Param type="u" size="1" valtype="RF_Calibrations">
19021 <Name>Calibration #18</Name>
19022 <Default>255</Default>
19023 <Desc>Calibrations order</Desc>
19024 </Param>
19025 <Param type="u" size="1" valtype="RF_Calibrations">
19026 <Name>Calibration #19</Name>
19027 <Default>255</Default>
19028 <Desc>Calibrations order</Desc>
19029 </Param>
19030 <Param type="u" size="1" valtype="RF_Calibrations">
19031 <Name>Calibration #20</Name>
19032 <Default>255</Default>
19033 <Desc>Calibrations order</Desc>
19034 </Param>
19035 <Param type="u" size="1" valtype="RF_Calibrations">
19036 <Name>Calibration #21</Name>
19037 <Default>255</Default>
19038 <Desc>Calibrations order</Desc>
19039 </Param>
19040 <Param type="u" size="1" valtype="RF_Calibrations">
19041 <Name>Calibration #22</Name>
19042 <Default>255</Default>
19043 <Desc>Calibrations order</Desc>
19044 </Param>
19045 <Param type="u" size="1" valtype="RF_Calibrations">
19046 <Name>Calibration #23</Name>
19047 <Default>255</Default>
19048 <Desc>Calibrations order</Desc>
19049 </Param>
19050 <Param type="u" size="1" valtype="RF_Calibrations">
19051 <Name>Calibration #24</Name>
19052 <Default>255</Default>
19053 <Desc>Calibrations order</Desc>
19054 </Param>
19055 <Param type="u" size="1" valtype="RF_Calibrations">
19056 <Name>Calibration #25</Name>
19057 <Default>255</Default>
19058 <Desc>Calibrations order</Desc>
19059 </Param>
19060 <Param type="u" size="1" valtype="RF_Calibrations">
19061 <Name>Calibration #26</Name>
19062 <Default>255</Default>
19063 <Desc>Calibrations order</Desc>
19064 </Param>
19065 <Param type="u" size="1" valtype="RF_Calibrations">
19066 <Name>Calibration #27</Name>
19067 <Default>255</Default>
19068 <Desc>Calibrations order</Desc>
19069 </Param>
19070 <Param type="u" size="1" valtype="RF_Calibrations">
19071 <Name>Calibration #28</Name>
19072 <Default>255</Default>
19073 <Desc>Calibrations order</Desc>
19074 </Param>
19075 <Param type="u" size="1" valtype="RF_Calibrations">
19076 <Name>Calibration #29</Name>
19077 <Default>255</Default>
19078 <Desc>Calibrations order</Desc>
19079 </Param>
19080 <Param type="u" size="1" valtype="RF_Calibrations">
19081 <Name>Calibration #30</Name>
19082 <Default>255</Default>
19083 <Desc>Calibrations order</Desc>
19084 </Param>
19085 <Param type="u" size="1" valtype="RF_Calibrations">
19086 <Name>Calibration #31</Name>
19087 <Default>255</Default>
19088 <Desc>Calibrations order</Desc>
19089 </Param>
19090 <Param type="u" size="1" valtype="RF_Calibrations">
19091 <Name>Calibration #32</Name>
19092 <Default>255</Default>
19093 <Desc>Calibrations order</Desc>
19094 </Param>
19095 <Param type="u" size="4" >
19096 <Name>Reserved</Name>
19097 <Default>0</Default>
19098 <Desc>Reserved</Desc>
19099 </Param>
19100 <Param type="R">
19101 <Name>HCI_Command_Complete_Event</Name>
19102 <Default />
19103 <Desc />
19104 </Param>
19105</Command>
19106
19107<Command name="HCI_VS_Auto_Recovery_State_Change" type="ve" opcode="0x1700"> 18672<Command name="HCI_VS_Auto_Recovery_State_Change" type="ve" opcode="0x1700">
19108 <Param type="o" size="2"> 18673 <Param type="o" size="2">
19109 <Name>Opcode</Name> 18674 <Name>Opcode</Name>
@@ -21489,23 +21054,6 @@
21489 <Desc /> 21054 <Desc />
21490 </Param> 21055 </Param>
21491</Command> 21056</Command>
21492
21493<Command name="HCI_VS_LOAD_Cortex" type="vc" opcode="0xFDA8">
21494 <Cat>Wibree</Cat>
21495 <Param type="o" size="2">
21496 <Name>Opcode</Name>
21497 <Default>0xFDA8</Default>
21498 <Desc>Load Cortex</Desc>
21499 </Param>
21500 <Param type="u" size="1" valtype="EnableDisable">
21501 <Name>Mode</Name>
21502 <Default>0x00</Default>
21503 <Desc>0x01 = Disable Cortex Sleep</Desc>
21504 </Param>
21505 <Param type="R">
21506 <Name>HCI_Command_Complete_Event</Name>
21507 </Param>
21508</Command>
21509 21057
21510<Command name="HCI_VS_DRPB_Run_Self_Test" type="vc" opcode="0xFDC4"> 21058<Command name="HCI_VS_DRPB_Run_Self_Test" type="vc" opcode="0xFDC4">
21511 <Cat>Wibree</Cat> 21059 <Cat>Wibree</Cat>
@@ -22742,6 +22290,59 @@
22742 </Param> 22290 </Param>
22743</Command> 22291</Command>
22744 22292
22293<Command name="HCI_VS_Set_WLAN_Coex_Params" type="vc" opcode="0xfe30">
22294 <Param type="o" size="2">
22295 <Name>Opcode</Name>
22296 <Default>0xfe30</Default>
22297 <Desc>Set host configurable WLAN coex parameters</Desc>
22298 </Param>
22299 <Param type="u" size="1" valtype="WLAN_AFH_MAP_POLICY">
22300 <Name>WLAN_AFH_map_handling_policy</Name>
22301 <Default>2</Default>
22302 <Desc>Set the priority BT IP applies to WLAN reported channel map</Desc>
22303 </Param>
22304 <Param type="u" size="1">
22305 <Name>RFU8_1</Name>
22306 <Default>0x00</Default>
22307 <Desc>RFU</Desc>
22308 </Param>
22309 <Param type="u" size="1">
22310 <Name>RFU8_2</Name>
22311 <Default>0x00</Default>
22312 <Desc>RFU</Desc>
22313 </Param>
22314 <Param type="u" size="1">
22315 <Name>RFU8_3</Name>
22316 <Default>0x00</Default>
22317 <Desc>RFU</Desc>
22318 </Param>
22319 <Param type="u" size="2">
22320 <Name>RFU16_1</Name>
22321 <Default>0x00</Default>
22322 <Desc>RFU</Desc>
22323 </Param>
22324 <Param type="u" size="2">
22325 <Name>RFU16_2</Name>
22326 <Default>0x00</Default>
22327 <Desc>RFU</Desc>
22328 </Param>
22329 <Param type="u" size="4">
22330 <Name>RFU32_1</Name>
22331 <Default>0x00</Default>
22332 <Desc>RFU</Desc>
22333 </Param>
22334 <Param type="u" size="4">
22335 <Name>RFU32_2</Name>
22336 <Default>0x00</Default>
22337 <Desc>RFU</Desc>
22338 </Param>
22339 <Param type="R">
22340 <Name>HCI_Command_Complete_Event</Name>
22341 <Default />
22342 <Desc />
22343 </Param>
22344</Command>
22345
22745<!-- ================================================================== --> 22346<!-- ================================================================== -->
22746<Command name="Tester Commands" type="gb" /> 22347<Command name="Tester Commands" type="gb" />
22747<!-- ================================================================== --> 22348<!-- ================================================================== -->
@@ -23398,4 +22999,16060 @@
23398 </Param> 22999 </Param>
23399</Command> 23000</Command>
23400 23001
23002
23003<!-- ================================================================== -->
23004<Command name="HCI VS Legacy Commands (Not released to customers)" type="gb" />
23005<!-- ================================================================== -->
23006
23007<Command name="HCI_VS_Set_Fixed_PIN_Code" type="sc" opcode="0xFF2B">
23008 <Param type="o" size="2">
23009 <Name>Opcode</Name>
23010 <Default>0xFF2B</Default>
23011 <Desc>set encryption key parameters.</Desc>
23012 </Param>
23013 <Param type="u" size="1">
23014 <Name>PIN Length</Name>
23015 <Default>16</Default>
23016 <Desc>Pin Code Length.</Desc>
23017 </Param>
23018 <Param type="x" size="16">
23019 <Name>Pin Code Bytes</Name>
23020 <Default>00000000000000000000000000000000</Default>
23021 <Desc>LSB to MSB in HEX</Desc>
23022 </Param>
23023 <Param type="R">
23024 <Name>HCI_Command_Complete_Event</Name>
23025 <Default />
23026 <Desc />
23027 </Param>
23028</Command>
23029
23030<Command name="HCI_VS_L2cap_Flow_and_Length" type="sc" opcode="0xFE46">
23031 <Param type="o" size="2">
23032 <Name>Opcode</Name>
23033 <Default>0xFE46</Default>
23034 <Desc>control l2cap payload header and length for testing l2cap flow using zero l2cap payload length in the payload header.</Desc>
23035 </Param>
23036 <Param type="u" size="1" valtype="OnOff">
23037 <Name>L2cap flow</Name>
23038 <Default>0</Default>
23039 <Desc>Sets the l2cap flow.</Desc>
23040 </Param>
23041 <Param type="u" size="1" valtype="L2cap_len_flags">
23042 <Name>L2cap length flag</Name>
23043 <Default>0</Default>
23044 <Desc>Sets the l2cap length in the header (Zero or positive).</Desc>
23045 </Param>
23046 <Param type="R">
23047 <Name>HCI_Command_Complete_Event</Name>
23048 <Default />
23049 <Desc />
23050 </Param>
23051</Command>
23052
23053<Command name="HCI_VS_Select_Change_Pkt_Type_Event_EDR_Mode" type="sc" opcode="0xFD0D">
23054 <Param type="o" size="2">
23055 <Name>Opcode</Name>
23056 <Default>0xFD0D</Default>
23057 <Desc>Select the mode which defines how the packet type field of the Change Packet Type Event is set in regard to the EDR bits</Desc>
23058 </Param>
23059 <Param type="u" size="1" valtype="EDR_Mode">
23060 <Name>EDR Mode</Name>
23061 <Default>0</Default>
23062 <Desc>Show or diregard the real value of the EDR packet bit.</Desc>
23063 </Param>
23064 <Param type="R">
23065 <Name>HCI_Command_Complete_Event</Name>
23066 <Default />
23067 <Desc />
23068 </Param>
23069</Command>
23070
23071<Command name="HCI_VS_Set_UDI_Connection" type="sc" opcode="0xFD2F">
23072 <Param type="o" size="2">
23073 <Name>Opcode</Name>
23074 <Default>0xFD2F</Default>
23075 <Desc>HCIPP Set Udi connection</Desc>
23076 </Param>
23077 <Param type="u" size="1">
23078 <Name>udi_enable</Name>
23079 <Default>0</Default>
23080 <Desc>0=Disabled 1=Enabled. When set to 1, indicates enabling pcm synchronization for udi.</Desc>
23081 </Param>
23082 <Param type="u" size="1">
23083 <Name>synch channel</Name>
23084 <Default>0</Default>
23085 <Desc>voice channel that the pcm should synchronize to.0 - channel one, 1- channel two</Desc>
23086 </Param>
23087 <Param type="R">
23088 <Name>HCI_Command_Complete_Event</Name>
23089 <Default />
23090 <Desc />
23091 </Param>
23092</Command>
23093
23094<Command name="HCI_VS_Write_EPLC" type="sc" opcode="0xfd08">
23095 <Param type="o" size="2">
23096 <Name>Opcode</Name>
23097 <Default>0xFD08</Default>
23098 <Desc>HCIPP Write EPLC (Enhanced packet loss concealment)</Desc>
23099 </Param>
23100 <Param type="u" size="1">
23101 <Name>EPLC enable</Name>
23102 <Default>0x00</Default>
23103 <Desc>Enhanced packet loss control feature: 0 - diabled, 1 - enabled. Enable only when there is no active voice connection.</Desc>
23104 </Param>
23105 <Param type="u" size="1">
23106 <Name>EPLC R value</Name>
23107 <Default>0x00</Default>
23108 <Desc>[0-15] R parameter used in EPLC (previous packet transmissions count), recommended max of 3. Updated only when enabling.</Desc>
23109 </Param>
23110 <Param type="u" size="1">
23111 <Name>EPLC N value</Name>
23112 <Default>0x00</Default>
23113 <Desc>[0-15] N parameter used in EPLC (noise packet transmissions count). Updated only when enabling.</Desc>
23114 </Param>
23115 <Param type="u" size="1">
23116 <Name>Reserved</Name>
23117 <Default>0x00</Default>
23118 <Desc>This field is reserved for future use</Desc>
23119 </Param>
23120 <Param type="R">
23121 <Name>HCI_Command_Complete_Event</Name>
23122 <Default />
23123 <Desc />
23124 </Param>
23125</Command>
23126
23127<Command name="HCI_VS_Config_Pcm_Synch_For_UDI" type="sc" opcode="0xFD1F">
23128 <Param type="o" size="2">
23129 <Name>Opcode</Name>
23130 <Default>0xFD1F</Default>
23131 <Desc>Config pcm synch params</Desc>
23132 </Param>
23133 <Param type="2" size="2">
23134 <Name>T_Check</Name>
23135 <Default>2400</Default>
23136 <Desc>Monitoring time of pcm buffer [frames]</Desc>
23137 </Param>
23138 <Param type="2" size="2">
23139 <Name>T_Hold</Name>
23140 <Default>4000</Default>
23141 <Desc>Stabilizing time of pcm clock [frames]</Desc>
23142 </Param>
23143 <Param type="1" size="1">
23144 <Name>Interrupt Threshold</Name>
23145 <Default>12</Default>
23146 <Desc>Min Threshold in percentage of the sco buffer size</Desc>
23147 </Param>
23148 <Param type="1" size="1">
23149 <Name>Complement interrupt Threshold</Name>
23150 <Default>37</Default>
23151 <Desc>Max Threshold in percentage of the sco buffer size</Desc>
23152 </Param>
23153 <Param type="1" size="1">
23154 <Name>PPM fix</Name>
23155 <Default>2</Default>
23156 <Desc>delta of ppm fix in pcm synchronization</Desc>
23157 </Param>
23158 <Param type="R">
23159 <Name>HCI_Command_Complete_Event</Name>
23160 <Default />
23161 <Desc />
23162 </Param>
23163</Command>
23164
23165<Command name="HCI_VS_Enable_Disable_UART_Debug" type="sc" opcode="0xFDC5">
23166 <Param type="o" size="2">
23167 <Name>Opcode</Name>
23168 <Default>0xFDC5</Default>
23169 <Desc>Enable or Disable the UART Debug HW output (does not affect debug-over-HCI) </Desc>
23170 </Param>
23171 <Param type="u" size="1">
23172 <Name>action</Name>
23173 <Default>1</Default>
23174 <Desc>0 - Enable, 1 - Disable (as soon as the SW FIFO gets empty), 2 - Disable immediately (may casue logger corruption) </Desc>
23175 </Param>
23176 <Param type="R">
23177 <Name>HCI_Command_Complete_Event</Name>
23178 <Default />
23179 <Desc />
23180 </Param>
23181</Command>
23182
23183<Command name="HCI_VS_Set_RF_Link_Timer" type="sc" opcode="0xff76">
23184 <Param type="o" size="2">
23185 <Name>Opcode</Name>
23186 <Default>0xFF76</Default>
23187 <Desc>HCIPP Set RF Link Timer</Desc>
23188 </Param>
23189 <Param type="u" size="2">
23190 <Name>Interval</Name>
23191 <Default>0x14</Default>
23192 <Desc>20 frames - 25 mili</Desc>
23193 </Param>
23194 <Param type="R">
23195 <Name>HCI_Command_Complete_Event</Name>
23196 <Default />
23197 <Desc />
23198 </Param>
23199</Command>
23200
23201<Command name="HCI_VS_Set_Test_Mux_Pin" type="sc" opcode="0xfd14">
23202
23203 <Param type="u" size="1" label="Module_Name" valtype="SetTestMuxModuleName">
23204 <Name>Module Name</Name>
23205 <Default>0xFF</Default>
23206 <Desc></Desc>
23207 </Param>
23208
23209 <Param type="u" size="1" label="pin_id" valtype="SetTestMuxPinNumber">
23210 <Name>PIN ID</Name>
23211 <Default>1</Default>
23212 <Desc>Pin nuber (from table)</Desc>
23213 </Param>
23214
23215 <Param cond="Module_Name==7">
23216 <Param type="u" size="1" valtype="BT_Debug_pins">
23217 <Name>Test Mux value - Enter Value</Name>
23218 <Default>0x00</Default>
23219 <Desc>Register Value </Desc>
23220 </Param>
23221
23222 <Param type="u" size="1" prop="h">
23223 <Name>Test Mux number of bits - Don't Touch </Name>
23224 <Default>0x7</Default>
23225 <Desc>number of bits each pin requires</Desc>
23226 </Param>
23227 <Param cond="pin_id==1">
23228 <Param type="u" size="4" prop="h">
23229 <Name>Test Mux 1 Address - Don't Touch </Name>
23230 <Default>0x200E0F00</Default>
23231 <Desc>Test Mux 1 Address - Don't Touch </Desc>
23232 </Param>
23233 <Param type="u" size="1" prop="h">
23234 <Name>Test Mux Offset - Don't Touch </Name>
23235 <Default>0</Default>
23236 <Desc>offset inside test_mux register</Desc>
23237 </Param>
23238 <Param type="u" size="4" prop="h">
23239 <Name>Debug Module register - Don't Touch </Name>
23240 <Default>0x200E300A</Default>
23241 <Desc>Register Address</Desc>
23242 </Param>
23243 <Param type="u" size="1" prop="h">
23244 <Name>Debug Module offset - Don't Touch </Name>
23245 <Default>0</Default>
23246 <Desc>Offset within the register</Desc>
23247 </Param>
23248 <Param type="u" size="1" prop="h">
23249 <Name>Debug Module value - Don't Touch </Name>
23250 <Default>7</Default>
23251 <Desc>Register Value (3 bits)</Desc>
23252 </Param>
23253 </Param>
23254 <Param cond="pin_id==2">
23255 <Param type="u" size="4" prop="h">
23256 <Name>Test Mux 1 Address - Don't Touch </Name>
23257 <Default>0x200E0F00</Default>
23258 <Desc>Test Mux 1 Address - Don't Touch </Desc>
23259 </Param>
23260 <Param type="u" size="1" prop="h">
23261 <Name>Test Mux Offset - Don't Touch </Name>
23262 <Default>7</Default>
23263 <Desc>offset inside test_mux register</Desc>
23264 </Param>
23265 <Param type="u" size="4" prop="h">
23266 <Name>Debug Module register - Don't Touch </Name>
23267 <Default>0x200E300A</Default>
23268 <Desc>Register Address</Desc>
23269 </Param>
23270 <Param type="u" size="1" prop="h">
23271 <Name>Debug Module offset - Don't Touch </Name>
23272 <Default>4</Default>
23273 <Desc>Offset within the register</Desc>
23274 </Param>
23275 <Param type="u" size="1" prop="h">
23276 <Name>Debug Module value - Don't Touch </Name>
23277 <Default>7</Default>
23278 <Desc>Register Value (3 bits)</Desc>
23279 </Param>
23280 </Param>
23281 <Param cond="pin_id==3">
23282 <Param type="u" size="4" prop="h">
23283 <Name>Test Mux 2 Address - Don't Touch </Name>
23284 <Default>0x200E0F02</Default>
23285 <Desc>Test Mux 2 Address - Don't Touch </Desc>
23286 </Param>
23287 <Param type="u" size="1" prop="h">
23288 <Name>Test Mux Offset - Don't Touch </Name>
23289 <Default>0</Default>
23290 <Desc>offset inside test_mux register</Desc>
23291 </Param>
23292 <Param type="u" size="4" prop="h">
23293 <Name>Debug Module register - Don't Touch </Name>
23294 <Default>0x200E300A</Default>
23295 <Desc>Register Address</Desc>
23296 </Param>
23297 <Param type="u" size="1" prop="h">
23298 <Name>Debug Module offset - Don't Touch </Name>
23299 <Default>8</Default>
23300 <Desc>Offset within the register</Desc>
23301 </Param>
23302 <Param type="u" size="1" prop="h">
23303 <Name>Debug Module value - Don't Touch </Name>
23304 <Default>7</Default>
23305 <Desc>Register Value (3 bits)</Desc>
23306 </Param>
23307 </Param>
23308 <Param cond="pin_id==4">
23309 <Param type="u" size="4" prop="h">
23310 <Name>Test Mux 2 Address - Don't Touch </Name>
23311 <Default>0x200E0F02</Default>
23312 <Desc>Test Mux 2 Address - Don't Touch </Desc>
23313 </Param>
23314 <Param type="u" size="1" prop="h">
23315 <Name>Test Mux Offset - Don't Touch </Name>
23316 <Default>7</Default>
23317 <Desc>offset inside test_mux register</Desc>
23318 </Param>
23319 <Param type="u" size="4" prop="h">
23320 <Name>Debug Module register - Don't Touch </Name>
23321 <Default>0x200E300A</Default>
23322 <Desc>Register Address</Desc>
23323 </Param>
23324 <Param type="u" size="1" prop="h">
23325 <Name>Debug Module offset - Don't Touch </Name>
23326 <Default>12</Default>
23327 <Desc>Offset within the register</Desc>
23328 </Param>
23329 <Param type="u" size="1" prop="h">
23330 <Name>Debug Module value - Don't Touch </Name>
23331 <Default>7</Default>
23332 <Desc>Register Value (3 bits)</Desc>
23333 </Param>
23334 </Param>
23335 <Param cond="pin_id==5">
23336 <Param type="u" size="4" prop="h">
23337 <Name>Test Mux 3 Address - Don't Touch </Name>
23338 <Default>0x200E0F04</Default>
23339 <Desc>Test Mux 3 Address - Don't Touch </Desc>
23340 </Param>
23341 <Param type="u" size="1" prop="h">
23342 <Name>Test Mux Offset - Don't Touch </Name>
23343 <Default>0</Default>
23344 <Desc>offset inside test_mux register</Desc>
23345 </Param>
23346 <Param type="u" size="4" prop="h">
23347 <Name>Debug Module register - Don't Touch </Name>
23348 <Default>0x200E300C</Default>
23349 <Desc>Register Address</Desc>
23350 </Param>
23351 <Param type="u" size="1" prop="h">
23352 <Name>Debug Module offset - Don't Touch </Name>
23353 <Default>0</Default>
23354 <Desc>Offset within the register</Desc>
23355 </Param>
23356 <Param type="u" size="1" prop="h">
23357 <Name>Debug Module value - Don't Touch </Name>
23358 <Default>7</Default>
23359 <Desc>Register Value (3 bits)</Desc>
23360 </Param>
23361 </Param>
23362 <Param cond="pin_id==6">
23363 <Param type="u" size="4" prop="h">
23364 <Name>Test Mux 3 Address - Don't Touch </Name>
23365 <Default>0x200E0F04</Default>
23366 <Desc>Test Mux 3 Address - Don't Touch </Desc>
23367 </Param>
23368 <Param type="u" size="1" prop="h">
23369 <Name>Test Mux Offset - Don't Touch </Name>
23370 <Default>7</Default>
23371 <Desc>offset inside test_mux register</Desc>
23372 </Param>
23373 <Param type="u" size="4" prop="h">
23374 <Name>Debug Module register - Don't Touch </Name>
23375 <Default>0x200E300C</Default>
23376 <Desc>Register Address</Desc>
23377 </Param>
23378 <Param type="u" size="1" prop="h">
23379 <Name>Debug Module offset - Don't Touch </Name>
23380 <Default>4</Default>
23381 <Desc>Offset within the register</Desc>
23382 </Param>
23383 <Param type="u" size="1" prop="h">
23384 <Name>Debug Module value - Don't Touch </Name>
23385 <Default>7</Default>
23386 <Desc>Register Value (3 bits)</Desc>
23387 </Param>
23388 </Param>
23389 <Param cond="pin_id==7">
23390 <Param type="u" size="4" prop="h">
23391 <Name>Test Mux 4 Address - Don't Touch </Name>
23392 <Default>0x200E0F06</Default>
23393 <Desc>Test Mux 4 Address - Don't Touch </Desc>
23394 </Param>
23395 <Param type="u" size="1" prop="h">
23396 <Name>Test Mux Offset - Don't Touch </Name>
23397 <Default>0</Default>
23398 <Desc>offset inside test_mux register</Desc>
23399 </Param>
23400 <Param type="u" size="4" prop="h">
23401 <Name>Debug Module register - Don't Touch </Name>
23402 <Default>0x200E300C</Default>
23403 <Desc>Register Address</Desc>
23404 </Param>
23405 <Param type="u" size="1" prop="h">
23406 <Name>Debug Module offset - Don't Touch </Name>
23407 <Default>8</Default>
23408 <Desc>Offset within the register</Desc>
23409 </Param>
23410 <Param type="u" size="1" prop="h">
23411 <Name>Debug Module value - Don't Touch </Name>
23412 <Default>7</Default>
23413 <Desc>Register Value (3 bits)</Desc>
23414 </Param>
23415 </Param>
23416 <Param cond="pin_id==8">
23417 <Param type="u" size="4" prop="h">
23418 <Name>Test Mux 4 Address - Don't Touch </Name>
23419 <Default>0x200E0F06</Default>
23420 <Desc>Test Mux 4 Address - Don't Touch </Desc>
23421 </Param>
23422 <Param type="u" size="1" prop="h">
23423 <Name>Test Mux Offset - Don't Touch </Name>
23424 <Default>7</Default>
23425 <Desc>offset inside test_mux register</Desc>
23426 </Param>
23427 <Param type="u" size="4" prop="h">
23428 <Name>Debug Module register - Don't Touch </Name>
23429 <Default>0x200E300C</Default>
23430 <Desc>Register Address</Desc>
23431 </Param>
23432 <Param type="u" size="1" prop="h">
23433 <Name>Debug Module offset - Don't Touch </Name>
23434 <Default>12</Default>
23435 <Desc>Offset within the register</Desc>
23436 </Param>
23437 <Param type="u" size="1" prop="h">
23438 <Name>Debug Module value - Don't Touch </Name>
23439 <Default>7</Default>
23440 <Desc>Register Value (3 bits)</Desc>
23441 </Param>
23442 </Param>
23443 </Param>
23444
23445 <Param cond="Module_Name==2" >
23446 <Param type="u" size="1" valtype="SDIO_Debug_pins">
23447 <Name>Test Mux value - Enter Value</Name>
23448 <Default>0x00</Default>
23449 <Desc>Register Value </Desc>
23450 </Param>
23451 <Param type="u" size="1" prop="h">
23452 <Name>Test Mux number of bits - Don't Touch </Name>
23453 <Default>0x3</Default>
23454 <Desc>number of bits each pin requires</Desc>
23455 </Param>
23456 <Param cond="pin_id==1">
23457 <Param type="u" size="4" prop="h">
23458 <Name>Test Mux 0 Address</Name>
23459 <Default>0x200E2018</Default>
23460 <Desc>Test Mux 0 Address</Desc>
23461 </Param>
23462 <Param type="u" size="1" prop="h">
23463 <Name>Test Mux Offset - Don't Touch </Name>
23464 <Default>0</Default>
23465 <Desc>offset inside test_mux register</Desc>
23466 </Param>
23467 <Param type="u" size="4" prop="h">
23468 <Name>Debug Module register - Don't Touch </Name>
23469 <Default>0x200E300A</Default>
23470 <Desc>Register Address</Desc>
23471 </Param>
23472 <Param type="u" size="1" prop="h">
23473 <Name>Debug Module offset - Don't Touch </Name>
23474 <Default>0</Default>
23475 <Desc>Offset within the register</Desc>
23476 </Param>
23477 <Param type="u" size="1" prop="h">
23478 <Name>Debug Module value - Don't Touch </Name>
23479 <Default>2</Default>
23480 <Desc>Register Value (3 bits)</Desc>
23481 </Param>
23482 </Param>
23483 <Param cond="pin_id==2">
23484 <Param type="u" size="4" prop="h">
23485 <Name>Test Mux 0 Address</Name>
23486 <Default>0x200E2018</Default>
23487 <Desc>Test Mux 0 Address</Desc>
23488 </Param>
23489 <Param type="u" size="1" prop="h">
23490 <Name>Test Mux Offset - Don't Touch </Name>
23491 <Default>4</Default>
23492 <Desc>offset inside test_mux register</Desc>
23493 </Param>
23494 <Param type="u" size="4" prop="h">
23495 <Name>Debug Module register - Don't Touch </Name>
23496 <Default>0x200E300A</Default>
23497 <Desc>Register Address</Desc>
23498 </Param>
23499 <Param type="u" size="1" prop="h">
23500 <Name>Debug Module offset - Don't Touch </Name>
23501 <Default>3</Default>
23502 <Desc>Offset within the register</Desc>
23503 </Param>
23504 <Param type="u" size="1" prop="h">
23505 <Name>Debug Module value - Don't Touch </Name>
23506 <Default>2</Default>
23507 <Desc>Register Value (3 bits)</Desc>
23508 </Param>
23509 </Param>
23510 <Param cond="pin_id==3">
23511 <Param type="u" size="4" prop="h">
23512 <Name>Test Mux 1 Address - Don't Touch </Name>
23513 <Default>0x200E2018</Default>
23514 <Desc>Test Mux 1 Address - Don't Touch </Desc>
23515 </Param>
23516 <Param type="u" size="1" prop="h">
23517 <Name>Test Mux Offset - Don't Touch </Name>
23518 <Default>8</Default>
23519 <Desc>offset inside test_mux register</Desc>
23520 </Param>
23521 <Param type="u" size="4" prop="h">
23522 <Name>Debug Module register - Don't Touch </Name>
23523 <Default>0x200E300A</Default>
23524 <Desc>Register Address</Desc>
23525 </Param>
23526 <Param type="u" size="1" prop="h">
23527 <Name>Debug Module offset - Don't Touch </Name>
23528 <Default>6</Default>
23529 <Desc>Offset within the register</Desc>
23530 </Param>
23531 <Param type="u" size="1" prop="h">
23532 <Name>Debug Module value - Don't Touch </Name>
23533 <Default>2</Default>
23534 <Desc>Register Value (3 bits)</Desc>
23535 </Param>
23536 </Param>
23537 <Param cond="pin_id==4">
23538 <Param type="u" size="4" prop="h">
23539 <Name>Test Mux 1 Address - Don't Touch </Name>
23540 <Default>0x200E2018</Default>
23541 <Desc>Test Mux 1 Address - Don't Touch </Desc>
23542 </Param>
23543 <Param type="u" size="1" prop="h">
23544 <Name>Test Mux Offset - Don't Touch </Name>
23545 <Default>12</Default>
23546 <Desc>offset inside test_mux register</Desc>
23547 </Param>
23548 <Param type="u" size="4" prop="h">
23549 <Name>Debug Module register - Don't Touch </Name>
23550 <Default>0x200E300A</Default>
23551 <Desc>Register Address</Desc>
23552 </Param>
23553 <Param type="u" size="1" prop="h">
23554 <Name>Debug Module offset - Don't Touch </Name>
23555 <Default>9</Default>
23556 <Desc>Offset within the register</Desc>
23557 </Param>
23558 <Param type="u" size="1" prop="h">
23559 <Name>Debug Module value - Don't Touch </Name>
23560 <Default>2</Default>
23561 <Desc>Register Value (3 bits)</Desc>
23562 </Param>
23563 </Param>
23564 <Param cond="pin_id==5">
23565 <Param type="u" size="4" prop="h">
23566 <Name>Test Mux 2 Address - Don't Touch </Name>
23567 <Default>0x200E201A</Default>
23568 <Desc>Test Mux 2 Address - Don't Touch </Desc>
23569 </Param>
23570 <Param type="u" size="1" prop="h">
23571 <Name>Test Mux Offset - Don't Touch </Name>
23572 <Default>0</Default>
23573 <Desc>offset inside test_mux register</Desc>
23574 </Param>
23575 <Param type="u" size="4" prop="h">
23576 <Name>Debug Module register - Don't Touch </Name>
23577 <Default>0x200E300A</Default>
23578 <Desc>Register Address</Desc>
23579 </Param>
23580 <Param type="u" size="1" prop="h">
23581 <Name>Debug Module offset - Don't Touch </Name>
23582 <Default>12</Default>
23583 <Desc>Offset within the register</Desc>
23584 </Param>
23585 <Param type="u" size="1" prop="h">
23586 <Name>Debug Module value - Don't Touch </Name>
23587 <Default>2</Default>
23588 <Desc>Register Value (3 bits)</Desc>
23589 </Param>
23590 </Param>
23591 <Param cond="pin_id==6">
23592 <Param type="u" size="4" prop="h">
23593 <Name>Test Mux 2 Address - Don't Touch </Name>
23594 <Default>0x200E201A</Default>
23595 <Desc>Test Mux 2 Address - Don't Touch </Desc>
23596 </Param>
23597 <Param type="u" size="1" prop="h">
23598 <Name>Test Mux Offset - Don't Touch </Name>
23599 <Default>4</Default>
23600 <Desc>offset inside test_mux register</Desc>
23601 </Param>
23602 <Param type="u" size="4" prop="h">
23603 <Name>Debug Module register - Don't Touch </Name>
23604 <Default>0x200E300C</Default>
23605 <Desc>Register Address</Desc>
23606 </Param>
23607 <Param type="u" size="1" prop="h">
23608 <Name>Debug Module offset - Don't Touch </Name>
23609 <Default>0</Default>
23610 <Desc>Offset within the register</Desc>
23611 </Param>
23612 <Param type="u" size="1" prop="h">
23613 <Name>Debug Module value - Don't Touch </Name>
23614 <Default>2</Default>
23615 <Desc>Register Value (3 bits)</Desc>
23616 </Param>
23617 </Param>
23618 <Param cond="pin_id==7">
23619 <Param type="u" size="4" prop="h">
23620 <Name>Test Mux 3 Address - Don't Touch </Name>
23621 <Default>0x200E201A</Default>
23622 <Desc>Test Mux 3 Address - Don't Touch </Desc>
23623 </Param>
23624 <Param type="u" size="1" prop="h">
23625 <Name>Test Mux Offset - Don't Touch </Name>
23626 <Default>8</Default>
23627 <Desc>offset inside test_mux register</Desc>
23628 </Param>
23629 <Param type="u" size="4" prop="h">
23630 <Name>Debug Module register - Don't Touch </Name>
23631 <Default>0x200E300C</Default>
23632 <Desc>Register Address</Desc>
23633 </Param>
23634 <Param type="u" size="1" prop="h">
23635 <Name>Debug Module offset - Don't Touch </Name>
23636 <Default>3</Default>
23637 <Desc>Offset within the register</Desc>
23638 </Param>
23639 <Param type="u" size="1" prop="h">
23640 <Name>Debug Module value - Don't Touch </Name>
23641 <Default>2</Default>
23642 <Desc>Register Value (3 bits)</Desc>
23643 </Param>
23644 </Param>
23645 <Param cond="pin_id==8">
23646 <Param type="u" size="4" prop="h">
23647 <Name>Test Mux 3 Address - Don't Touch </Name>
23648 <Default>0x200E201A</Default>
23649 <Desc>Test Mux 3 Address - Don't Touch </Desc>
23650 </Param>
23651 <Param type="u" size="1" prop="h">
23652 <Name>Test Mux Offset - Don't Touch </Name>
23653 <Default>12</Default>
23654 <Desc>offset inside test_mux register</Desc>
23655 </Param>
23656 <Param type="u" size="4" prop="h">
23657 <Name>Debug Module register - Don't Touch </Name>
23658 <Default>0x200E300C</Default>
23659 <Desc>Register Address</Desc>
23660 </Param>
23661 <Param type="u" size="1" prop="h">
23662 <Name>Debug Module offset - Don't Touch </Name>
23663 <Default>6</Default>
23664 <Desc>Offset within the register</Desc>
23665 </Param>
23666 <Param type="u" size="1" prop="h">
23667 <Name>Debug Module value - Don't Touch </Name>
23668 <Default>2</Default>
23669 <Desc>Register Value (3 bits)</Desc>
23670 </Param>
23671 </Param>
23672 <Param cond="pin_id==9">
23673 <Param type="u" size="4" prop="h">
23674 <Name>Test Mux 4 Address - Don't Touch </Name>
23675 <Default>0x200E201C</Default>
23676 <Desc>Test Mux 4 Address - Don't Touch </Desc>
23677 </Param>
23678 <Param type="u" size="1" prop="h">
23679 <Name>Test Mux Offset - Don't Touch </Name>
23680 <Default>0</Default>
23681 <Desc>offset inside test_mux register</Desc>
23682 </Param>
23683 <Param type="u" size="4" prop="h">
23684 <Name>Debug Module register - Don't Touch </Name>
23685 <Default>0x200E300C</Default>
23686 <Desc>Register Address</Desc>
23687 </Param>
23688 <Param type="u" size="1" prop="h">
23689 <Name>Debug Module offset - Don't Touch </Name>
23690 <Default>9</Default>
23691 <Desc>Offset within the register</Desc>
23692 </Param>
23693 <Param type="u" size="1" prop="h">
23694 <Name>Debug Module value - Don't Touch </Name>
23695 <Default>2</Default>
23696 <Desc>Register Value (3 bits)</Desc>
23697 </Param>
23698 </Param>
23699 <Param cond="pin_id==10">
23700 <Param type="u" size="4" prop="h">
23701 <Name>Test Mux 4 Address - Don't Touch </Name>
23702 <Default>0x200E201C</Default>
23703 <Desc>Test Mux 4 Address - Don't Touch </Desc>
23704 </Param>
23705 <Param type="u" size="1" prop="h">
23706 <Name>Test Mux Offset - Don't Touch </Name>
23707 <Default>4</Default>
23708 <Desc>offset inside test_mux register</Desc>
23709 </Param>
23710 <Param type="u" size="4" prop="h">
23711 <Name>Debug Module register - Don't Touch </Name>
23712 <Default>0x200E300C</Default>
23713 <Desc>Register Address</Desc>
23714 </Param>
23715 <Param type="u" size="1" prop="h">
23716 <Name>Debug Module offset - Don't Touch </Name>
23717 <Default>12</Default>
23718 <Desc>Offset within the register</Desc>
23719 </Param>
23720 <Param type="u" size="1" prop="h">
23721 <Name>Debug Module value - Don't Touch </Name>
23722 <Default>2</Default>
23723 <Desc>Register Value (3 bits)</Desc>
23724 </Param>
23725 </Param>
23726 </Param>
23727
23728 <Param cond="Module_Name==3">
23729 <Param type="u" size="1" valtype="DMA_Debug_pins">
23730 <Name>Test Mux value - Enter Value</Name>
23731 <Default>0x00</Default>
23732 <Desc>Register Value
23733 (*) - bit 0 of this signal will appear on test_bus bits: 0,2,4,6,8
23734 bit 1 of this signal will appear on test_bus bits: 1,3,5,7,9
23735 </Desc>
23736 </Param>
23737 <Param cond="pin_id==1">
23738 <Param type="u" size="1" prop="h">
23739 <Name>Test Mux number of bits - Don't Touch </Name>
23740 <Default>0x4</Default>
23741 <Desc>number of bits each pin requires</Desc>
23742 </Param>
23743 <Param type="u" size="4" prop="h">
23744 <Name>Test Mux 3 Address - Don't Touch </Name>
23745 <Default>0x200EF12A</Default>
23746 <Desc>Test Mux 3 Address - Don't Touch </Desc>
23747 </Param>
23748 <Param type="u" size="1" prop="h">
23749 <Name>Test Mux Offset - Don't Touch </Name>
23750 <Default>0</Default>
23751 <Desc>offset inside test_mux register</Desc>
23752 </Param>
23753 <Param type="u" size="4" prop="h">
23754 <Name>Debug Module register - Don't Touch </Name>
23755 <Default>0x200E300A</Default>
23756 <Desc>Register Address</Desc>
23757 </Param>
23758 <Param type="u" size="1" prop="h">
23759 <Name>Debug Module offset - Don't Touch </Name>
23760 <Default>0</Default>
23761 <Desc>Offset within the register</Desc>
23762 </Param>
23763 <Param type="u" size="1" prop="h">
23764 <Name>Debug Module value - Don't Touch </Name>
23765 <Default>3</Default>
23766 <Desc>Register Value (3 bits)</Desc>
23767 </Param>
23768 </Param>
23769 <Param cond="pin_id==2">
23770 <Param type="u" size="1" prop="h">
23771 <Name>Test Mux number of bits - Don't Touch </Name>
23772 <Default>0x4</Default>
23773 <Desc>number of bits each pin requires</Desc>
23774 </Param>
23775 <Param type="u" size="4" prop="h">
23776 <Name>Test Mux 1 Address - Don't Touch </Name>
23777 <Default>0x200EF12A</Default>
23778 <Desc>Test Mux 1 Address - Don't Touch </Desc>
23779 </Param>
23780 <Param type="u" size="1" prop="h">
23781 <Name>Test Mux Offset - Don't Touch </Name>
23782 <Default>4</Default>
23783 <Desc>offset inside test_mux register</Desc>
23784 </Param>
23785 <Param type="u" size="4" prop="h">
23786 <Name>Debug Module register - Don't Touch </Name>
23787 <Default>0x200E300A</Default>
23788 <Desc>Register Address</Desc>
23789 </Param>
23790 <Param type="u" size="1" prop="h">
23791 <Name>Debug Module offset - Don't Touch </Name>
23792 <Default>3</Default>
23793 <Desc>Offset within the register</Desc>
23794 </Param>
23795 <Param type="u" size="1" prop="h">
23796 <Name>Debug Module value - Don't Touch </Name>
23797 <Default>3</Default>
23798 <Desc>Register Value (3 bits)</Desc>
23799 </Param>
23800 </Param>
23801 <Param cond="pin_id==3">
23802 <Param type="u" size="1" prop="h">
23803 <Name>Test Mux number of bits - Don't Touch </Name>
23804 <Default>0x4</Default>
23805 <Desc>number of bits each pin requires</Desc>
23806 </Param>
23807 <Param type="u" size="4" prop="h">
23808 <Name>Test Mux 1 Address - Don't Touch </Name>
23809 <Default>0x200EF12A</Default>
23810 <Desc>Test Mux 1 Address - Don't Touch </Desc>
23811 </Param>
23812 <Param type="u" size="1" prop="h">
23813 <Name>Test Mux Offset - Don't Touch </Name>
23814 <Default>8</Default>
23815 <Desc>offset inside test_mux register</Desc>
23816 </Param>
23817 <Param type="u" size="4" prop="h">
23818 <Name>Debug Module register - Don't Touch </Name>
23819 <Default>0x200E300A</Default>
23820 <Desc>Register Address</Desc>
23821 </Param>
23822 <Param type="u" size="1" prop="h">
23823 <Name>Debug Module offset - Don't Touch </Name>
23824 <Default>6</Default>
23825 <Desc>Offset within the register</Desc>
23826 </Param>
23827 <Param type="u" size="1" prop="h">
23828 <Name>Debug Module value - Don't Touch </Name>
23829 <Default>3</Default>
23830 <Desc>Register Value (3 bits)</Desc>
23831 </Param>
23832 </Param>
23833 <Param cond="pin_id==4">
23834 <Param type="u" size="1" prop="h">
23835 <Name>Test Mux number of bits - Don't Touch </Name>
23836 <Default>0x4</Default>
23837 <Desc>number of bits each pin requires</Desc>
23838 </Param>
23839 <Param type="u" size="4" prop="h">
23840 <Name>Test Mux 1 Address - Don't Touch </Name>
23841 <Default>0x200EF12A</Default>
23842 <Desc>Test Mux 1 Address - Don't Touch </Desc>
23843 </Param>
23844 <Param type="u" size="1" prop="h">
23845 <Name>Test Mux Offset - Don't Touch </Name>
23846 <Default>12</Default>
23847 <Desc>offset inside test_mux register</Desc>
23848 </Param>
23849 <Param type="u" size="4" prop="h">
23850 <Name>Debug Module register - Don't Touch </Name>
23851 <Default>0x200E300A</Default>
23852 <Desc>Register Address</Desc>
23853 </Param>
23854 <Param type="u" size="1" prop="h">
23855 <Name>Debug Module offset - Don't Touch </Name>
23856 <Default>9</Default>
23857 <Desc>Offset within the register</Desc>
23858 </Param>
23859 <Param type="u" size="1" prop="h">
23860 <Name>Debug Module value - Don't Touch </Name>
23861 <Default>3</Default>
23862 <Desc>Register Value (3 bits)</Desc>
23863 </Param>
23864 </Param>
23865 <Param cond="pin_id==5">
23866 <Param type="u" size="1" prop="h">
23867 <Name>Test Mux number of bits - Don't Touch </Name>
23868 <Default>0x4</Default>
23869 <Desc>number of bits each pin requires</Desc>
23870 </Param>
23871 <Param type="u" size="4" prop="h">
23872 <Name>Test Mux 2 Address - Don't Touch </Name>
23873 <Default>0x200EF12C</Default>
23874 <Desc>Test Mux 2 Address - Don't Touch </Desc>
23875 </Param>
23876 <Param type="u" size="1" prop="h">
23877 <Name>Test Mux Offset - Don't Touch </Name>
23878 <Default>0</Default>
23879 <Desc>offset inside test_mux register</Desc>
23880 </Param>
23881 <Param type="u" size="4" prop="h">
23882 <Name>Debug Module register - Don't Touch </Name>
23883 <Default>0x200E300A</Default>
23884 <Desc>Register Address</Desc>
23885 </Param>
23886 <Param type="u" size="1" prop="h">
23887 <Name>Debug Module offset - Don't Touch </Name>
23888 <Default>12</Default>
23889 <Desc>Offset within the register</Desc>
23890 </Param>
23891 <Param type="u" size="1" prop="h">
23892 <Name>Debug Module value - Don't Touch </Name>
23893 <Default>3</Default>
23894 <Desc>Register Value (3 bits)</Desc>
23895 </Param>
23896 </Param>
23897 <Param cond="pin_id==6">
23898 <Param type="u" size="1" prop="h">
23899 <Name>Test Mux number of bits - Don't Touch </Name>
23900 <Default>0x4</Default>
23901 <Desc>number of bits each pin requires</Desc>
23902 </Param>
23903 <Param type="u" size="4" prop="h">
23904 <Name>Test Mux 2 Address - Don't Touch </Name>
23905 <Default>0x200EF12C</Default>
23906 <Desc>Test Mux 2 Address - Don't Touch </Desc>
23907 </Param>
23908 <Param type="u" size="1" prop="h">
23909 <Name>Test Mux Offset - Don't Touch </Name>
23910 <Default>4</Default>
23911 <Desc>offset inside test_mux register</Desc>
23912 </Param>
23913 <Param type="u" size="4" prop="h">
23914 <Name>Debug Module register - Don't Touch </Name>
23915 <Default>0x200E300C</Default>
23916 <Desc>Register Address</Desc>
23917 </Param>
23918 <Param type="u" size="1" prop="h">
23919 <Name>Debug Module offset - Don't Touch </Name>
23920 <Default>0</Default>
23921 <Desc>Offset within the register</Desc>
23922 </Param>
23923 <Param type="u" size="1" prop="h">
23924 <Name>Debug Module value - Don't Touch </Name>
23925 <Default>3</Default>
23926 <Desc>Register Value (3 bits)</Desc>
23927 </Param>
23928 </Param>
23929 <Param cond="pin_id==7">
23930 <Param type="u" size="1" prop="h">
23931 <Name>Test Mux number of bits - Don't Touch </Name>
23932 <Default>0x4</Default>
23933 <Desc>number of bits each pin requires</Desc>
23934 </Param>
23935 <Param type="u" size="4" prop="h">
23936 <Name>Test Mux 2 Address - Don't Touch </Name>
23937 <Default>0x200EF12C</Default>
23938 <Desc>Test Mux 2 Address - Don't Touch </Desc>
23939 </Param>
23940 <Param type="u" size="1" prop="h">
23941 <Name>Test Mux Offset - Don't Touch </Name>
23942 <Default>8</Default>
23943 <Desc>offset inside test_mux register</Desc>
23944 </Param>
23945 <Param type="u" size="4" prop="h">
23946 <Name>Debug Module register - Don't Touch </Name>
23947 <Default>0x200E300C</Default>
23948 <Desc>Register Address</Desc>
23949 </Param>
23950 <Param type="u" size="1" prop="h">
23951 <Name>Debug Module offset - Don't Touch </Name>
23952 <Default>3</Default>
23953 <Desc>Offset within the register</Desc>
23954 </Param>
23955 <Param type="u" size="1" prop="h">
23956 <Name>Debug Module value - Don't Touch </Name>
23957 <Default>3</Default>
23958 <Desc>Register Value (3 bits)</Desc>
23959 </Param>
23960 </Param>
23961 <Param cond="pin_id==8">
23962 <Param type="u" size="1" prop="h">
23963 <Name>Test Mux number of bits - Don't Touch </Name>
23964 <Default>0x4</Default>
23965 <Desc>number of bits each pin requires</Desc>
23966 </Param>
23967 <Param type="u" size="4" prop="h">
23968 <Name>Test Mux 2 Address - Don't Touch </Name>
23969 <Default>0x200EF12C</Default>
23970 <Desc>Test Mux 2 Address - Don't Touch </Desc>
23971 </Param>
23972 <Param type="u" size="1" prop="h">
23973 <Name>Test Mux Offset - Don't Touch </Name>
23974 <Default>12</Default>
23975 <Desc>offset inside test_mux register</Desc>
23976 </Param>
23977 <Param type="u" size="4" prop="h">
23978 <Name>Debug Module register - Don't Touch </Name>
23979 <Default>0x200E300C</Default>
23980 <Desc>Register Address</Desc>
23981 </Param>
23982 <Param type="u" size="1" prop="h">
23983 <Name>Debug Module offset - Don't Touch </Name>
23984 <Default>6</Default>
23985 <Desc>Offset within the register</Desc>
23986 </Param>
23987 <Param type="u" size="1" prop="h">
23988 <Name>Debug Module value - Don't Touch </Name>
23989 <Default>3</Default>
23990 <Desc>Register Value (3 bits)</Desc>
23991 </Param>
23992 </Param>
23993 <Param cond="pin_id==9">
23994 <Param type="u" size="1" prop="h">
23995 <Name>Test Mux number of bits - Don't Touch </Name>
23996 <Default>0x4</Default>
23997 <Desc>number of bits each pin requires</Desc>
23998 </Param>
23999 <Param type="u" size="4" prop="h">
24000 <Name>Test Mux 3 Address - Don't Touch </Name>
24001 <Default>0x200EF12E</Default>
24002 <Desc>Test Mux 3 Address - Don't Touch </Desc>
24003 </Param>
24004 <Param type="u" size="1" prop="h">
24005 <Name>Test Mux Offset - Don't Touch </Name>
24006 <Default>0</Default>
24007 <Desc>offset inside test_mux register</Desc>
24008 </Param>
24009 <Param type="u" size="4" prop="h">
24010 <Name>Debug Module register - Don't Touch </Name>
24011 <Default>0x200E300C</Default>
24012 <Desc>Register Address</Desc>
24013 </Param>
24014 <Param type="u" size="1" prop="h">
24015 <Name>Debug Module offset - Don't Touch </Name>
24016 <Default>9</Default>
24017 <Desc>Offset within the register</Desc>
24018 </Param>
24019 <Param type="u" size="1" prop="h">
24020 <Name>Debug Module value - Don't Touch </Name>
24021 <Default>3</Default>
24022 <Desc>Register Value (3 bits)</Desc>
24023 </Param>
24024 </Param>
24025 <Param cond="pin_id==10">
24026 <Param type="u" size="1" prop="h">
24027 <Name>Test Mux number of bits - Don't Touch </Name>
24028 <Default>0x4</Default>
24029 <Desc>number of bits each pin requires</Desc>
24030 </Param>
24031 <Param type="u" size="4" prop="h">
24032 <Name>Test Mux 3 Address - Don't Touch </Name>
24033 <Default>0x200EF12E</Default>
24034 <Desc>Test Mux 3 Address - Don't Touch </Desc>
24035 </Param>
24036 <Param type="u" size="1" prop="h">
24037 <Name>Test Mux Offset - Don't Touch </Name>
24038 <Default>4</Default>
24039 <Desc>offset inside test_mux register</Desc>
24040 </Param>
24041 <Param type="u" size="4" prop="h">
24042 <Name>Debug Module register - Don't Touch </Name>
24043 <Default>0x200E300C</Default>
24044 <Desc>Register Address</Desc>
24045 </Param>
24046 <Param type="u" size="1" prop="h">
24047 <Name>Debug Module offset - Don't Touch </Name>
24048 <Default>12</Default>
24049 <Desc>Offset within the register</Desc>
24050 </Param>
24051 <Param type="u" size="1" prop="h">
24052 <Name>Debug Module value - Don't Touch </Name>
24053 <Default>3</Default>
24054 <Desc>Register Value (3 bits)</Desc>
24055 </Param>
24056 </Param>
24057 </Param>
24058
24059
24060 <Param cond="Module_Name==4">
24061 <Param type="u" size="1" valtype="OCP_IC_Debug_pins">
24062 <Name>Test Mux value - Enter Value</Name>
24063 <Default>0x00</Default>
24064 <Desc>Register Value
24065 (*) - bit 0 of this signal will appear on test_bus bits: 0,2,4,6,8
24066 bit 1 of this signal will appear on test_bus bits: 1,3,5,7,9
24067 </Desc>
24068 </Param>
24069 <Param type="u" size="1" prop="h">
24070 <Name>Test Mux number of bits - Don't Touch </Name>
24071 <Default>6</Default>
24072 <Desc>number of bits each pin requires</Desc>
24073 </Param>
24074 <Param cond="pin_id==1">
24075 <Param type="u" size="4" prop="h">
24076 <Name>Test Mux 1 Address - Don't Touch </Name>
24077 <Default>0x200EF616</Default>
24078 <Desc>Test Mux 1 Address - Don't Touch </Desc>
24079 </Param>
24080 <Param type="u" size="1" prop="h">
24081 <Name>Test Mux Offset - Don't Touch </Name>
24082 <Default>0</Default>
24083 <Desc>offset inside test_mux register</Desc>
24084 </Param>
24085 <Param type="u" size="4" prop="h">
24086 <Name>Debug Module register - Don't Touch </Name>
24087 <Default>0x200E300A</Default>
24088 <Desc>Register Address</Desc>
24089 </Param>
24090 <Param type="u" size="1" prop="h">
24091 <Name>Debug Module offset - Don't Touch </Name>
24092 <Default>0</Default>
24093 <Desc>Offset within the register</Desc>
24094 </Param>
24095 <Param type="u" size="1" prop="h">
24096 <Name>Debug Module value - Don't Touch </Name>
24097 <Default>4</Default>
24098 <Desc>Register Value (3 bits)</Desc>
24099 </Param>
24100 </Param>
24101 <Param cond="pin_id==2">
24102 <Param type="u" size="4" prop="h">
24103 <Name>Test Mux 1 Address - Don't Touch </Name>
24104 <Default>0x200EF616</Default>
24105 <Desc>Test Mux 1 Address - Don't Touch </Desc>
24106 </Param>
24107 <Param type="u" size="1" prop="h">
24108 <Name>Test Mux Offset - Don't Touch </Name>
24109 <Default>8</Default>
24110 <Desc>offset inside test_mux register</Desc>
24111 </Param>
24112 <Param type="u" size="4" prop="h">
24113 <Name>Debug Module register - Don't Touch </Name>
24114 <Default>0x200E300A</Default>
24115 <Desc>Register Address</Desc>
24116 </Param>
24117 <Param type="u" size="1" prop="h">
24118 <Name>Debug Module offset - Don't Touch </Name>
24119 <Default>3</Default>
24120 <Desc>Offset within the register</Desc>
24121 </Param>
24122 <Param type="u" size="1" prop="h">
24123 <Name>Debug Module value - Don't Touch </Name>
24124 <Default>4</Default>
24125 <Desc>Register Value (3 bits)</Desc>
24126 </Param>
24127 </Param>
24128 <Param cond="pin_id==3">
24129 <Param type="u" size="4" prop="h">
24130 <Name>Test Mux 2 Address - Don't Touch </Name>
24131 <Default>0x200EF618</Default>
24132 <Desc>Test Mux 2 Address - Don't Touch </Desc>
24133 </Param>
24134 <Param type="u" size="1" prop="h">
24135 <Name>Test Mux Offset - Don't Touch </Name>
24136 <Default>0</Default>
24137 <Desc>offset inside test_mux register</Desc>
24138 </Param>
24139 <Param type="u" size="4" prop="h">
24140 <Name>Debug Module register - Don't Touch </Name>
24141 <Default>0x200E300A</Default>
24142 <Desc>Register Address</Desc>
24143 </Param>
24144 <Param type="u" size="1" prop="h">
24145 <Name>Debug Module offset - Don't Touch </Name>
24146 <Default>6</Default>
24147 <Desc>Offset within the register</Desc>
24148 </Param>
24149 <Param type="u" size="1" prop="h">
24150 <Name>Debug Module value - Don't Touch </Name>
24151 <Default>4</Default>
24152 <Desc>Register Value (3 bits)</Desc>
24153 </Param>
24154 </Param>
24155 <Param cond="pin_id==4">
24156 <Param type="u" size="4" prop="h">
24157 <Name>Test Mux 2 Address - Don't Touch </Name>
24158 <Default>0x200EF618</Default>
24159 <Desc>Test Mux 2 Address - Don't Touch </Desc>
24160 </Param>
24161 <Param type="u" size="1" prop="h">
24162 <Name>Test Mux Offset - Don't Touch </Name>
24163 <Default>8</Default>
24164 <Desc>offset inside test_mux register</Desc>
24165 </Param>
24166 <Param type="u" size="4" prop="h">
24167 <Name>Debug Module register - Don't Touch </Name>
24168 <Default>0x200E300A</Default>
24169 <Desc>Register Address</Desc>
24170 </Param>
24171 <Param type="u" size="1" prop="h">
24172 <Name>Debug Module offset - Don't Touch </Name>
24173 <Default>9</Default>
24174 <Desc>Offset within the register</Desc>
24175 </Param>
24176 <Param type="u" size="1" prop="h">
24177 <Name>Debug Module value - Don't Touch </Name>
24178 <Default>4</Default>
24179 <Desc>Register Value (3 bits)</Desc>
24180 </Param>
24181 </Param>
24182 <Param cond="pin_id==5">
24183 <Param type="u" size="4" prop="h">
24184 <Name>Test Mux 3 Address - Don't Touch </Name>
24185 <Default>0x200EF61A</Default>
24186 <Desc>Test Mux 3 Address - Don't Touch </Desc>
24187 </Param>
24188 <Param type="u" size="1" prop="h">
24189 <Name>Test Mux Offset - Don't Touch </Name>
24190 <Default>0</Default>
24191 <Desc>offset inside test_mux register</Desc>
24192 </Param>
24193 <Param type="u" size="4" prop="h">
24194 <Name>Debug Module register - Don't Touch </Name>
24195 <Default>0x200E300A</Default>
24196 <Desc>Register Address</Desc>
24197 </Param>
24198 <Param type="u" size="1" prop="h">
24199 <Name>Debug Module offset - Don't Touch </Name>
24200 <Default>12</Default>
24201 <Desc>Offset within the register</Desc>
24202 </Param>
24203 <Param type="u" size="1" prop="h">
24204 <Name>Debug Module value - Don't Touch </Name>
24205 <Default>4</Default>
24206 <Desc>Register Value (3 bits)</Desc>
24207 </Param>
24208 </Param>
24209 <Param cond="pin_id==6">
24210 <Param type="u" size="4" prop="h">
24211 <Name>Test Mux 3 Address - Don't Touch </Name>
24212 <Default>0x200EF61A</Default>
24213 <Desc>Test Mux 3 Address - Don't Touch </Desc>
24214 </Param>
24215 <Param type="u" size="1" prop="h">
24216 <Name>Test Mux Offset - Don't Touch </Name>
24217 <Default>8</Default>
24218 <Desc>offset inside test_mux register</Desc>
24219 </Param>
24220 <Param type="u" size="4" prop="h">
24221 <Name>Debug Module register - Don't Touch </Name>
24222 <Default>0x200E300C</Default>
24223 <Desc>Register Address</Desc>
24224 </Param>
24225 <Param type="u" size="1" prop="h">
24226 <Name>Debug Module offset - Don't Touch </Name>
24227 <Default>0</Default>
24228 <Desc>Offset within the register</Desc>
24229 </Param>
24230 <Param type="u" size="1" prop="h">
24231 <Name>Debug Module value - Don't Touch </Name>
24232 <Default>4</Default>
24233 <Desc>Register Value (3 bits)</Desc>
24234 </Param>
24235 </Param>
24236 <Param cond="pin_id==7">
24237 <Param type="u" size="4" prop="h">
24238 <Name>Test Mux 4 Address - Don't Touch </Name>
24239 <Default>0x200EF61C</Default>
24240 <Desc>Test Mux 4 Address - Don't Touch </Desc>
24241 </Param>
24242 <Param type="u" size="1" prop="h">
24243 <Name>Test Mux Offset - Don't Touch </Name>
24244 <Default>0</Default>
24245 <Desc>offset inside test_mux register</Desc>
24246 </Param>
24247 <Param type="u" size="4" prop="h">
24248 <Name>Debug Module register - Don't Touch </Name>
24249 <Default>0x200E300C</Default>
24250 <Desc>Register Address</Desc>
24251 </Param>
24252 <Param type="u" size="1" prop="h">
24253 <Name>Debug Module offset - Don't Touch </Name>
24254 <Default>3</Default>
24255 <Desc>Offset within the register</Desc>
24256 </Param>
24257 <Param type="u" size="1" prop="h">
24258 <Name>Debug Module value - Don't Touch </Name>
24259 <Default>4</Default>
24260 <Desc>Register Value (3 bits)</Desc>
24261 </Param>
24262 </Param>
24263 <Param cond="pin_id==8">
24264 <Param type="u" size="4" prop="h">
24265 <Name>Test Mux 4 Address - Don't Touch </Name>
24266 <Default>0x200EF61C</Default>
24267 <Desc>Test Mux 4 Address - Don't Touch </Desc>
24268 </Param>
24269 <Param type="u" size="1" prop="h">
24270 <Name>Test Mux Offset - Don't Touch </Name>
24271 <Default>8</Default>
24272 <Desc>offset inside test_mux register</Desc>
24273 </Param>
24274 <Param type="u" size="4" prop="h">
24275 <Name>Debug Module register - Don't Touch </Name>
24276 <Default>0x200E300C</Default>
24277 <Desc>Register Address</Desc>
24278 </Param>
24279 <Param type="u" size="1" prop="h">
24280 <Name>Debug Module offset - Don't Touch </Name>
24281 <Default>6</Default>
24282 <Desc>Offset within the register</Desc>
24283 </Param>
24284 <Param type="u" size="1" prop="h">
24285 <Name>Debug Module value - Don't Touch </Name>
24286 <Default>4</Default>
24287 <Desc>Register Value (3 bits)</Desc>
24288 </Param>
24289 </Param>
24290 <Param cond="pin_id==9">
24291 <Param type="u" size="4" prop="h">
24292 <Name>Test Mux 5 Address - Don't Touch </Name>
24293 <Default>0x200EF61E</Default>
24294 <Desc>Test Mux 5 Address - Don't Touch </Desc>
24295 </Param>
24296 <Param type="u" size="1" prop="h">
24297 <Name>Test Mux Offset - Don't Touch </Name>
24298 <Default>0</Default>
24299 <Desc>offset inside test_mux register</Desc>
24300 </Param>
24301 <Param type="u" size="4" prop="h">
24302 <Name>Debug Module register - Don't Touch </Name>
24303 <Default>0x200E300C</Default>
24304 <Desc>Register Address</Desc>
24305 </Param>
24306 <Param type="u" size="1" prop="h">
24307 <Name>Debug Module offset - Don't Touch </Name>
24308 <Default>9</Default>
24309 <Desc>Offset within the register</Desc>
24310 </Param>
24311 <Param type="u" size="1" prop="h">
24312 <Name>Debug Module value - Don't Touch </Name>
24313 <Default>4</Default>
24314 <Desc>Register Value (3 bits)</Desc>
24315 </Param>
24316 </Param>
24317 <Param cond="pin_id==10">
24318 <Param type="u" size="4" prop="h">
24319 <Name>Test Mux 5 Address - Don't Touch </Name>
24320 <Default>0x200EF61E</Default>
24321 <Desc>Test Mux 5 Address - Don't Touch </Desc>
24322 </Param>
24323 <Param type="u" size="1" prop="h">
24324 <Name>Test Mux Offset - Don't Touch </Name>
24325 <Default>8</Default>
24326 <Desc>offset inside test_mux register</Desc>
24327 </Param>
24328 <Param type="u" size="4" prop="h">
24329 <Name>Debug Module register - Don't Touch </Name>
24330 <Default>0x200E300C</Default>
24331 <Desc>Register Address</Desc>
24332 </Param>
24333 <Param type="u" size="1" prop="h">
24334 <Name>Debug Module offset - Don't Touch </Name>
24335 <Default>12</Default>
24336 <Desc>Offset within the register</Desc>
24337 </Param>
24338 <Param type="u" size="1" prop="h">
24339 <Name>Debug Module value - Don't Touch </Name>
24340 <Default>4</Default>
24341 <Desc>Register Value (3 bits)</Desc>
24342 </Param>
24343 </Param>
24344 </Param>
24345
24346 <Param cond="Module_Name==5">
24347 <Param type="u" size="1" valtype="UART_Debug_pins">
24348 <Name>Test Mux value - Enter Value</Name>
24349 <Default>0x00</Default>
24350 <Desc>Register Value </Desc>
24351 </Param>
24352 <Param type="u" size="1" prop="h">
24353 <Name>Test Mux number of bits - Don't Touch </Name>
24354 <Default>4</Default>
24355 <Desc>number of bits each pin requires</Desc>
24356 </Param>
24357
24358 <Param cond="pin_id==1">
24359 <Param type="u" size="4" prop="h">
24360 <Name>Test Mux 1 Address - Don't Touch </Name>
24361 <Default>0x200E1020</Default>
24362 <Desc>Test Mux 1 Address - Don't Touch </Desc>
24363 </Param>
24364 <Param type="u" size="1" prop="h">
24365 <Name>Test Mux Offset - Don't Touch </Name>
24366 <Default>0</Default>
24367 <Desc>offset inside test_mux register</Desc>
24368 </Param>
24369 <Param type="u" size="4" prop="h">
24370 <Name>Debug Module register - Don't Touch </Name>
24371 <Default>0x200E300A</Default>
24372 <Desc>Register Address</Desc>
24373 </Param>
24374 <Param type="u" size="1" prop="h">
24375 <Name>Debug Module offset - Don't Touch </Name>
24376 <Default>0</Default>
24377 <Desc>Offset within the register</Desc>
24378 </Param>
24379 <Param type="u" size="1" prop="h">
24380 <Name>Debug Module value - Don't Touch </Name>
24381 <Default>5</Default>
24382 <Desc>Register Value (3 bits)</Desc>
24383 </Param>
24384 </Param>
24385 <Param cond="pin_id==2">
24386 <Param type="u" size="4" prop="h">
24387 <Name>Test Mux 1 Address - Don't Touch </Name>
24388 <Default>0x200E1020</Default>
24389 <Desc>Test Mux 1 Address - Don't Touch </Desc>
24390 </Param>
24391 <Param type="u" size="1" prop="h">
24392 <Name>Test Mux Offset - Don't Touch </Name>
24393 <Default>4</Default>
24394 <Desc>offset inside test_mux register</Desc>
24395 </Param>
24396 <Param type="u" size="4" prop="h">
24397 <Name>Debug Module register - Don't Touch </Name>
24398 <Default>0x200E300A</Default>
24399 <Desc>Register Address</Desc>
24400 </Param>
24401 <Param type="u" size="1" prop="h">
24402 <Name>Debug Module offset - Don't Touch </Name>
24403 <Default>3</Default>
24404 <Desc>Offset within the register</Desc>
24405 </Param>
24406 <Param type="u" size="1" prop="h">
24407 <Name>Debug Module value - Don't Touch </Name>
24408 <Default>5</Default>
24409 <Desc>Register Value (3 bits)</Desc>
24410 </Param>
24411 </Param>
24412 <Param cond="pin_id==3">
24413 <Param type="u" size="4" prop="h">
24414 <Name>Test Mux 1 Address - Don't Touch </Name>
24415 <Default>0x200E1020</Default>
24416 <Desc>Test Mux 1 Address - Don't Touch </Desc>
24417 </Param>
24418 <Param type="u" size="1" prop="h">
24419 <Name>Test Mux Offset - Don't Touch </Name>
24420 <Default>8</Default>
24421 <Desc>offset inside test_mux register</Desc>
24422 </Param>
24423 <Param type="u" size="4" prop="h">
24424 <Name>Debug Module register - Don't Touch </Name>
24425 <Default>0x200E300A</Default>
24426 <Desc>Register Address</Desc>
24427 </Param>
24428 <Param type="u" size="1" prop="h">
24429 <Name>Debug Module offset - Don't Touch </Name>
24430 <Default>6</Default>
24431 <Desc>Offset within the register</Desc>
24432 </Param>
24433 <Param type="u" size="1" prop="h">
24434 <Name>Debug Module value - Don't Touch </Name>
24435 <Default>5</Default>
24436 <Desc>Register Value (3 bits)</Desc>
24437 </Param>
24438 </Param>
24439 <Param cond="pin_id==4">
24440 <Param type="u" size="4" prop="h">
24441 <Name>Test Mux 1 Address - Don't Touch </Name>
24442 <Default>0x200E1020</Default>
24443 <Desc>Test Mux 1 Address - Don't Touch </Desc>
24444 </Param>
24445 <Param type="u" size="1" prop="h">
24446 <Name>Test Mux Offset - Don't Touch </Name>
24447 <Default>12</Default>
24448 <Desc>offset inside test_mux register</Desc>
24449 </Param>
24450 <Param type="u" size="4" prop="h">
24451 <Name>Debug Module register - Don't Touch </Name>
24452 <Default>0x200E300A</Default>
24453 <Desc>Register Address</Desc>
24454 </Param>
24455 <Param type="u" size="1" prop="h">
24456 <Name>Debug Module offset - Don't Touch </Name>
24457 <Default>9</Default>
24458 <Desc>Offset within the register</Desc>
24459 </Param>
24460 <Param type="u" size="1" prop="h">
24461 <Name>Debug Module value - Don't Touch </Name>
24462 <Default>5</Default>
24463 <Desc>Register Value (3 bits)</Desc>
24464 </Param>
24465 </Param>
24466 <Param cond="pin_id==5">
24467 <Param type="u" size="4" prop="h">
24468 <Name>Test Mux 2 Address - Don't Touch </Name>
24469 <Default>0x200E1022</Default>
24470 <Desc>Test Mux 2 Address - Don't Touch </Desc>
24471 </Param>
24472 <Param type="u" size="1" prop="h">
24473 <Name>Test Mux Offset - Don't Touch </Name>
24474 <Default>0</Default>
24475 <Desc>offset inside test_mux register</Desc>
24476 </Param>
24477 <Param type="u" size="4" prop="h">
24478 <Name>Debug Module register - Don't Touch </Name>
24479 <Default>0x200E300A</Default>
24480 <Desc>Register Address</Desc>
24481 </Param>
24482 <Param type="u" size="1" prop="h">
24483 <Name>Debug Module offset - Don't Touch </Name>
24484 <Default>12</Default>
24485 <Desc>Offset within the register</Desc>
24486 </Param>
24487 <Param type="u" size="1" prop="h">
24488 <Name>Debug Module value - Don't Touch </Name>
24489 <Default>5</Default>
24490 <Desc>Register Value (3 bits)</Desc>
24491 </Param>
24492 </Param>
24493 <Param cond="pin_id==6">
24494 <Param type="u" size="4" prop="h">
24495 <Name>Test Mux 2 Address - Don't Touch </Name>
24496 <Default>0x200E1022</Default>
24497 <Desc>Test Mux 2 Address - Don't Touch </Desc>
24498 </Param>
24499 <Param type="u" size="1" prop="h">
24500 <Name>Test Mux Offset - Don't Touch </Name>
24501 <Default>4</Default>
24502 <Desc>offset inside test_mux register</Desc>
24503 </Param>
24504 <Param type="u" size="4" prop="h">
24505 <Name>Debug Module register - Don't Touch </Name>
24506 <Default>0x200E300C</Default>
24507 <Desc>Register Address</Desc>
24508 </Param>
24509 <Param type="u" size="1" prop="h">
24510 <Name>Debug Module offset - Don't Touch </Name>
24511 <Default>0</Default>
24512 <Desc>Offset within the register</Desc>
24513 </Param>
24514 <Param type="u" size="1" prop="h">
24515 <Name>Debug Module value - Don't Touch </Name>
24516 <Default>5</Default>
24517 <Desc>Register Value (3 bits)</Desc>
24518 </Param>
24519 </Param>
24520 <Param cond="pin_id==7">
24521 <Param type="u" size="4" prop="h">
24522 <Name>Test Mux 2 Address - Don't Touch </Name>
24523 <Default>0x200E1022</Default>
24524 <Desc>Test Mux 2 Address - Don't Touch </Desc>
24525 </Param>
24526 <Param type="u" size="1" prop="h">
24527 <Name>Test Mux Offset - Don't Touch </Name>
24528 <Default>8</Default>
24529 <Desc>offset inside test_mux register</Desc>
24530 </Param>
24531 <Param type="u" size="4" prop="h">
24532 <Name>Debug Module register - Don't Touch </Name>
24533 <Default>0x200E300C</Default>
24534 <Desc>Register Address</Desc>
24535 </Param>
24536 <Param type="u" size="1" prop="h">
24537 <Name>Debug Module offset - Don't Touch </Name>
24538 <Default>3</Default>
24539 <Desc>Offset within the register</Desc>
24540 </Param>
24541 <Param type="u" size="1" prop="h">
24542 <Name>Debug Module value - Don't Touch </Name>
24543 <Default>5</Default>
24544 <Desc>Register Value (3 bits)</Desc>
24545 </Param>
24546 </Param>
24547 <Param cond="pin_id==8">
24548 <Param type="u" size="4" prop="h">
24549 <Name>Test Mux 2 Address - Don't Touch </Name>
24550 <Default>0x200E1022</Default>
24551 <Desc>Test Mux 2 Address - Don't Touch </Desc>
24552 </Param>
24553 <Param type="u" size="1" prop="h">
24554 <Name>Test Mux Offset - Don't Touch </Name>
24555 <Default>12</Default>
24556 <Desc>offset inside test_mux register</Desc>
24557 </Param>
24558 <Param type="u" size="4" prop="h">
24559 <Name>Debug Module register - Don't Touch </Name>
24560 <Default>0x200E300C</Default>
24561 <Desc>Register Address</Desc>
24562 </Param>
24563 <Param type="u" size="1" prop="h">
24564 <Name>Debug Module offset - Don't Touch </Name>
24565 <Default>6</Default>
24566 <Desc>Offset within the register</Desc>
24567 </Param>
24568 <Param type="u" size="1" prop="h">
24569 <Name>Debug Module value - Don't Touch </Name>
24570 <Default>5</Default>
24571 <Desc>Register Value (3 bits)</Desc>
24572 </Param>
24573 </Param>
24574 <Param cond="pin_id==9">
24575 <Param type="u" size="4" prop="h">
24576 <Name>Test Mux 3 Address - Don't Touch </Name>
24577 <Default>0x200E1024</Default>
24578 <Desc>Test Mux 3 Address - Don't Touch </Desc>
24579 </Param>
24580 <Param type="u" size="1" prop="h">
24581 <Name>Test Mux Offset - Don't Touch </Name>
24582 <Default>0</Default>
24583 <Desc>offset inside test_mux register</Desc>
24584 </Param>
24585 <Param type="u" size="4" prop="h">
24586 <Name>Debug Module register - Don't Touch </Name>
24587 <Default>0x200E300C</Default>
24588 <Desc>Register Address</Desc>
24589 </Param>
24590 <Param type="u" size="1" prop="h">
24591 <Name>Debug Module offset - Don't Touch </Name>
24592 <Default>9</Default>
24593 <Desc>Offset within the register</Desc>
24594 </Param>
24595 <Param type="u" size="1" prop="h">
24596 <Name>Debug Module value - Don't Touch </Name>
24597 <Default>5</Default>
24598 <Desc>Register Value (3 bits)</Desc>
24599 </Param>
24600 </Param>
24601 <Param cond="pin_id==10">
24602 <Param type="u" size="4" prop="h">
24603 <Name>Test Mux 3 Address - Don't Touch </Name>
24604 <Default>0x200E1024</Default>
24605 <Desc>Test Mux 3 Address - Don't Touch </Desc>
24606 </Param>
24607 <Param type="u" size="1" prop="h">
24608 <Name>Test Mux Offset - Don't Touch </Name>
24609 <Default>4</Default>
24610 <Desc>offset inside test_mux register</Desc>
24611 </Param>
24612 <Param type="u" size="4" prop="h">
24613 <Name>Debug Module register - Don't Touch </Name>
24614 <Default>0x200E300C</Default>
24615 <Desc>Register Address</Desc>
24616 </Param>
24617 <Param type="u" size="1" prop="h">
24618 <Name>Debug Module offset - Don't Touch </Name>
24619 <Default>12</Default>
24620 <Desc>Offset within the register</Desc>
24621 </Param>
24622 <Param type="u" size="1" prop="h">
24623 <Name>Debug Module value - Don't Touch </Name>
24624 <Default>5</Default>
24625 <Desc>Register Value (3 bits)</Desc>
24626 </Param>
24627 </Param>
24628 </Param>
24629
24630 <Param cond="Module_Name==0">
24631 <Param type="u" size="1" valtype="DRP_Debug_pins_empty_list">
24632 <Name>Test Mux value - don't touch</Name>
24633 <Default>0x00</Default>
24634 <Desc>Register Value </Desc>
24635 </Param>
24636 <Param type="u" size="1" prop="h">
24637 <Name>Test Mux number of bits - Don't Touch </Name>
24638 <Default>0x3</Default>
24639 <Desc>number of bits each pin requires</Desc>
24640 </Param>
24641 <Param cond="pin_id==1">
24642 <Param type="u" size="4" prop="h">
24643 <Name>Test Mux 1 Address - Don't Touch </Name>
24644 <Default>0x200E300A</Default>
24645 <Desc>Test Mux 1 Address - Don't Touch </Desc>
24646 </Param>
24647 <Param type="u" size="1" prop="h">
24648 <Name>Test Mux Offset - Don't Touch </Name>
24649 <Default>0</Default>
24650 <Desc>offset inside test_mux register</Desc>
24651 </Param>
24652 <Param type="u" size="4" prop="h">
24653 <Name>Debug Module register - Don't Touch </Name>
24654 <Default>0x200E300A</Default>
24655 <Desc>Register Address</Desc>
24656 </Param>
24657 <Param type="u" size="1" prop="h">
24658 <Name>Debug Module offset - Don't Touch </Name>
24659 <Default>0</Default>
24660 <Desc>Offset within the register</Desc>
24661 </Param>
24662 <Param type="u" size="1" prop="h">
24663 <Name>Debug Module value - Don't Touch </Name>
24664 <Default>0</Default>
24665 <Desc>Register Value (3 bits)</Desc>
24666 </Param>
24667 </Param>
24668 <Param cond="pin_id==2">
24669 <Param type="u" size="4" prop="h">
24670 <Name>Test Mux 1 Address - Don't Touch </Name>
24671 <Default>0x200E300A</Default>
24672 <Desc>Test Mux 1 Address - Don't Touch </Desc>
24673 </Param>
24674 <Param type="u" size="1" prop="h">
24675 <Name>Test Mux Offset - Don't Touch </Name>
24676 <Default>3</Default>
24677 <Desc>offset inside test_mux register</Desc>
24678 </Param>
24679 <Param type="u" size="4" prop="h">
24680 <Name>Debug Module register - Don't Touch </Name>
24681 <Default>0x200E300A</Default>
24682 <Desc>Register Address</Desc>
24683 </Param>
24684 <Param type="u" size="1" prop="h">
24685 <Name>Debug Module offset - Don't Touch </Name>
24686 <Default>3</Default>
24687 <Desc>Offset within the register</Desc>
24688 </Param>
24689 <Param type="u" size="1" prop="h">
24690 <Name>Debug Module value - Don't Touch </Name>
24691 <Default>0</Default>
24692 <Desc>Register Value (3 bits)</Desc>
24693 </Param>
24694 </Param>
24695 <Param cond="pin_id==3">
24696 <Param type="u" size="4" prop="h">
24697 <Name>Test Mux 1 Address - Don't Touch </Name>
24698 <Default>0x200E300A</Default>
24699 <Desc>Test Mux 1 Address - Don't Touch </Desc>
24700 </Param>
24701 <Param type="u" size="1" prop="h">
24702 <Name>Test Mux Offset - Don't Touch </Name>
24703 <Default>6</Default>
24704 <Desc>offset inside test_mux register</Desc>
24705 </Param>
24706 <Param type="u" size="4" prop="h">
24707 <Name>Debug Module register - Don't Touch </Name>
24708 <Default>0x200E300A</Default>
24709 <Desc>Register Address</Desc>
24710 </Param>
24711 <Param type="u" size="1" prop="h">
24712 <Name>Debug Module offset - Don't Touch </Name>
24713 <Default>6</Default>
24714 <Desc>Offset within the register</Desc>
24715 </Param>
24716 <Param type="u" size="1" prop="h">
24717 <Name>Debug Module value - Don't Touch </Name>
24718 <Default>0</Default>
24719 <Desc>Register Value (3 bits)</Desc>
24720 </Param>
24721 </Param>
24722 <Param cond="pin_id==4">
24723 <Param type="u" size="4" prop="h">
24724 <Name>Test Mux 2 Address - Don't Touch </Name>
24725 <Default>0x200E300A</Default>
24726 <Desc>Test Mux 2 Address - Don't Touch </Desc>
24727 </Param>
24728 <Param type="u" size="1" prop="h">
24729 <Name>Test Mux Offset - Don't Touch </Name>
24730 <Default>9</Default>
24731 <Desc>offset inside test_mux register</Desc>
24732 </Param>
24733 <Param type="u" size="4" prop="h">
24734 <Name>Debug Module register - Don't Touch </Name>
24735 <Default>0x200E300A</Default>
24736 <Desc>Register Address</Desc>
24737 </Param>
24738 <Param type="u" size="1" prop="h">
24739 <Name>Debug Module offset - Don't Touch </Name>
24740 <Default>9</Default>
24741 <Desc>Offset within the register</Desc>
24742 </Param>
24743 <Param type="u" size="1" prop="h">
24744 <Name>Debug Module value - Don't Touch </Name>
24745 <Default>0</Default>
24746 <Desc>Register Value (3 bits)</Desc>
24747 </Param>
24748 </Param>
24749 <Param cond="pin_id==5">
24750 <Param type="u" size="4" prop="h">
24751 <Name>Test Mux 2 Address - Don't Touch </Name>
24752 <Default>0x200E300A</Default>
24753 <Desc>Test Mux 2 Address - Don't Touch </Desc>
24754 </Param>
24755 <Param type="u" size="1" prop="h">
24756 <Name>Test Mux Offset - Don't Touch </Name>
24757 <Default>12</Default>
24758 <Desc>offset inside test_mux register</Desc>
24759 </Param>
24760 <Param type="u" size="4" prop="h">
24761 <Name>Debug Module register - Don't Touch </Name>
24762 <Default>0x200E300A</Default>
24763 <Desc>Register Address</Desc>
24764 </Param>
24765 <Param type="u" size="1" prop="h">
24766 <Name>Debug Module offset - Don't Touch </Name>
24767 <Default>12</Default>
24768 <Desc>Offset within the register</Desc>
24769 </Param>
24770 <Param type="u" size="1" prop="h">
24771 <Name>Debug Module value - Don't Touch </Name>
24772 <Default>0</Default>
24773 <Desc>Register Value (3 bits)</Desc>
24774 </Param>
24775 </Param>
24776 <Param cond="pin_id==6">
24777 <Param type="u" size="4" prop="h">
24778 <Name>Test Mux 3 Address - Don't Touch </Name>
24779 <Default>0x200E300C</Default>
24780 <Desc>Test Mux 3 Address - Don't Touch </Desc>
24781 </Param>
24782 <Param type="u" size="1" prop="h">
24783 <Name>Test Mux Offset - Don't Touch </Name>
24784 <Default>0</Default>
24785 <Desc>offset inside test_mux register</Desc>
24786 </Param>
24787 <Param type="u" size="4" prop="h">
24788 <Name>Debug Module register - Don't Touch </Name>
24789 <Default>0x200E300C</Default>
24790 <Desc>Register Address</Desc>
24791 </Param>
24792 <Param type="u" size="1" prop="h">
24793 <Name>Debug Module offset - Don't Touch </Name>
24794 <Default>0</Default>
24795 <Desc>Offset within the register</Desc>
24796 </Param>
24797 <Param type="u" size="1" prop="h">
24798 <Name>Debug Module value - Don't Touch </Name>
24799 <Default>0</Default>
24800 <Desc>Register Value (3 bits)</Desc>
24801 </Param>
24802 </Param>
24803 <Param cond="pin_id==7">
24804 <Param type="u" size="4" prop="h">
24805 <Name>Test Mux 3 Address - Don't Touch </Name>
24806 <Default>0x200E300C</Default>
24807 <Desc>Test Mux 3 Address - Don't Touch </Desc>
24808 </Param>
24809 <Param type="u" size="1" prop="h">
24810 <Name>Test Mux Offset - Don't Touch </Name>
24811 <Default>3</Default>
24812 <Desc>offset inside test_mux register</Desc>
24813 </Param>
24814 <Param type="u" size="4" prop="h">
24815 <Name>Debug Module register - Don't Touch </Name>
24816 <Default>0x200E300C</Default>
24817 <Desc>Register Address</Desc>
24818 </Param>
24819 <Param type="u" size="1" prop="h">
24820 <Name>Debug Module offset - Don't Touch </Name>
24821 <Default>3</Default>
24822 <Desc>Offset within the register</Desc>
24823 </Param>
24824 <Param type="u" size="1" prop="h">
24825 <Name>Debug Module value - Don't Touch </Name>
24826 <Default>0</Default>
24827 <Desc>Register Value (3 bits)</Desc>
24828 </Param>
24829 </Param>
24830 <Param cond="pin_id==8">
24831 <Param type="u" size="4" prop="h">
24832 <Name>Test Mux 4 Address - Don't Touch </Name>
24833 <Default>0x200E300C</Default>
24834 <Desc>Test Mux 4 Address - Don't Touch </Desc>
24835 </Param>
24836 <Param type="u" size="1" prop="h">
24837 <Name>Test Mux Offset - Don't Touch </Name>
24838 <Default>6</Default>
24839 <Desc>offset inside test_mux register</Desc>
24840 </Param>
24841 <Param type="u" size="4" prop="h">
24842 <Name>Debug Module register - Don't Touch </Name>
24843 <Default>0x200E300C</Default>
24844 <Desc>Register Address</Desc>
24845 </Param>
24846 <Param type="u" size="1" prop="h">
24847 <Name>Debug Module offset - Don't Touch </Name>
24848 <Default>6</Default>
24849 <Desc>Offset within the register</Desc>
24850 </Param>
24851 <Param type="u" size="1" prop="h">
24852 <Name>Debug Module value - Don't Touch </Name>
24853 <Default>0</Default>
24854 <Desc>Register Value (3 bits)</Desc>
24855 </Param>
24856 </Param>
24857 <Param cond="pin_id==9">
24858 <Param type="u" size="4" prop="h">
24859 <Name>Test Mux 4 Address - Don't Touch </Name>
24860 <Default>0x200E300C</Default>
24861 <Desc>Test Mux 4 Address - Don't Touch </Desc>
24862 </Param>
24863 <Param type="u" size="1" prop="h">
24864 <Name>Test Mux Offset - Don't Touch </Name>
24865 <Default>9</Default>
24866 <Desc>offset inside test_mux register</Desc>
24867 </Param>
24868 <Param type="u" size="4" prop="h">
24869 <Name>Debug Module register - Don't Touch </Name>
24870 <Default>0x200E300C</Default>
24871 <Desc>Register Address</Desc>
24872 </Param>
24873 <Param type="u" size="1" prop="h">
24874 <Name>Debug Module offset - Don't Touch </Name>
24875 <Default>9</Default>
24876 <Desc>Offset within the register</Desc>
24877 </Param>
24878 <Param type="u" size="1" prop="h">
24879 <Name>Debug Module value - Don't Touch </Name>
24880 <Default>0</Default>
24881 <Desc>Register Value (3 bits)</Desc>
24882 </Param>
24883 </Param>
24884 <Param cond="pin_id==10">
24885 <Param type="u" size="4" prop="h">
24886 <Name>Test Mux 4 Address - Don't Touch </Name>
24887 <Default>0x200E300C</Default>
24888 <Desc>Test Mux 4 Address - Don't Touch </Desc>
24889 </Param>
24890 <Param type="u" size="1" prop="h">
24891 <Name>Test Mux Offset - Don't Touch </Name>
24892 <Default>12</Default>
24893 <Desc>offset inside test_mux register</Desc>
24894 </Param>
24895 <Param type="u" size="4" prop="h">
24896 <Name>Debug Module register - Don't Touch </Name>
24897 <Default>0x200E300C</Default>
24898 <Desc>Register Address</Desc>
24899 </Param>
24900 <Param type="u" size="1" prop="h">
24901 <Name>Debug Module offset - Don't Touch </Name>
24902 <Default>12</Default>
24903 <Desc>Offset within the register</Desc>
24904 </Param>
24905 <Param type="u" size="1" prop="h">
24906 <Name>Debug Module value - Don't Touch </Name>
24907 <Default>0</Default>
24908 <Desc>Register Value (3 bits)</Desc>
24909 </Param>
24910 </Param>
24911 </Param>
24912
24913 <Param cond="Module_Name==1">
24914 <Param type="u" size="1" valtype="WB_Debug_pins">
24915 <Name>Test Mux value - Don't touch1</Name>
24916 <Default>0x01</Default>
24917 <Desc>Register Value </Desc>
24918 </Param>
24919 <Param type="u" size="1" prop="h">
24920 <Name>Test Mux number of bits - Don't Touch </Name>
24921 <Default>0x3</Default>
24922 <Desc>number of bits each pin requires</Desc>
24923 </Param>
24924 <Param cond="pin_id==1">
24925 <Param type="u" size="4" prop="h">
24926 <Name>Test Mux 1 Address - Don't Touch </Name>
24927 <Default>0x200E300A</Default>
24928 <Desc>Test Mux 1 Address - Don't Touch </Desc>
24929 </Param>
24930 <Param type="u" size="1" prop="h">
24931 <Name>Test Mux Offset - Don't Touch </Name>
24932 <Default>0</Default>
24933 <Desc>offset inside test_mux register</Desc>
24934 </Param>
24935 <Param type="u" size="4" prop="h">
24936 <Name>Debug Module register - Don't Touch </Name>
24937 <Default>0x200E300A</Default>
24938 <Desc>Register Address</Desc>
24939 </Param>
24940 <Param type="u" size="1" prop="h">
24941 <Name>Debug Module offset - Don't Touch </Name>
24942 <Default>0</Default>
24943 <Desc>Offset within the register</Desc>
24944 </Param>
24945 <Param type="u" size="1" prop="h">
24946 <Name>Debug Module value - Don't Touch </Name>
24947 <Default>1</Default>
24948 <Desc>Register Value (3 bits)</Desc>
24949 </Param>
24950 </Param>
24951 <Param cond="pin_id==2">
24952 <Param type="u" size="4" prop="h">
24953 <Name>Test Mux 1 Address - Don't Touch </Name>
24954 <Default>0x200E300A</Default>
24955 <Desc>Test Mux 1 Address - Don't Touch </Desc>
24956 </Param>
24957 <Param type="u" size="1" prop="h">
24958 <Name>Test Mux Offset - Don't Touch </Name>
24959 <Default>3</Default>
24960 <Desc>offset inside test_mux register</Desc>
24961 </Param>
24962 <Param type="u" size="4" prop="h">
24963 <Name>Debug Module register - Don't Touch </Name>
24964 <Default>0x200E300A</Default>
24965 <Desc>Register Address</Desc>
24966 </Param>
24967 <Param type="u" size="1" prop="h">
24968 <Name>Debug Module offset - Don't Touch </Name>
24969 <Default>3</Default>
24970 <Desc>Offset within the register</Desc>
24971 </Param>
24972 <Param type="u" size="1" prop="h">
24973 <Name>Debug Module value - Don't Touch </Name>
24974 <Default>1</Default>
24975 <Desc>Register Value (3 bits)</Desc>
24976 </Param>
24977 </Param>
24978 <Param cond="pin_id==3">
24979 <Param type="u" size="4" prop="h">
24980 <Name>Test Mux 1 Address - Don't Touch </Name>
24981 <Default>0x200E300A</Default>
24982 <Desc>Test Mux 1 Address - Don't Touch </Desc>
24983 </Param>
24984 <Param type="u" size="1" prop="h">
24985 <Name>Test Mux Offset - Don't Touch </Name>
24986 <Default>6</Default>
24987 <Desc>offset inside test_mux register</Desc>
24988 </Param>
24989 <Param type="u" size="4" prop="h">
24990 <Name>Debug Module register - Don't Touch </Name>
24991 <Default>0x200E300A</Default>
24992 <Desc>Register Address</Desc>
24993 </Param>
24994 <Param type="u" size="1" prop="h">
24995 <Name>Debug Module offset - Don't Touch </Name>
24996 <Default>6</Default>
24997 <Desc>Offset within the register</Desc>
24998 </Param>
24999 <Param type="u" size="1" prop="h">
25000 <Name>Debug Module value - Don't Touch </Name>
25001 <Default>1</Default>
25002 <Desc>Register Value (3 bits)</Desc>
25003 </Param>
25004 </Param>
25005 <Param cond="pin_id==4">
25006 <Param type="u" size="4" prop="h">
25007 <Name>Test Mux 2 Address - Don't Touch </Name>
25008 <Default>0x200E300A</Default>
25009 <Desc>Test Mux 2 Address - Don't Touch </Desc>
25010 </Param>
25011 <Param type="u" size="1" prop="h">
25012 <Name>Test Mux Offset - Don't Touch </Name>
25013 <Default>9</Default>
25014 <Desc>offset inside test_mux register</Desc>
25015 </Param>
25016 <Param type="u" size="4" prop="h">
25017 <Name>Debug Module register - Don't Touch </Name>
25018 <Default>0x200E300A</Default>
25019 <Desc>Register Address</Desc>
25020 </Param>
25021 <Param type="u" size="1" prop="h">
25022 <Name>Debug Module offset - Don't Touch </Name>
25023 <Default>9</Default>
25024 <Desc>Offset within the register</Desc>
25025 </Param>
25026 <Param type="u" size="1" prop="h">
25027 <Name>Debug Module value - Don't Touch </Name>
25028 <Default>1</Default>
25029 <Desc>Register Value (3 bits)</Desc>
25030 </Param>
25031 </Param>
25032 <Param cond="pin_id==5">
25033 <Param type="u" size="4" prop="h">
25034 <Name>Test Mux 2 Address - Don't Touch </Name>
25035 <Default>0x200E300A</Default>
25036 <Desc>Test Mux 2 Address - Don't Touch </Desc>
25037 </Param>
25038 <Param type="u" size="1" prop="h">
25039 <Name>Test Mux Offset - Don't Touch </Name>
25040 <Default>12</Default>
25041 <Desc>offset inside test_mux register</Desc>
25042 </Param>
25043 <Param type="u" size="4" prop="h">
25044 <Name>Debug Module register - Don't Touch </Name>
25045 <Default>0x200E300A</Default>
25046 <Desc>Register Address</Desc>
25047 </Param>
25048 <Param type="u" size="1" prop="h">
25049 <Name>Debug Module offset - Don't Touch </Name>
25050 <Default>12</Default>
25051 <Desc>Offset within the register</Desc>
25052 </Param>
25053 <Param type="u" size="1" prop="h">
25054 <Name>Debug Module value - Don't Touch </Name>
25055 <Default>1</Default>
25056 <Desc>Register Value (3 bits)</Desc>
25057 </Param>
25058 </Param>
25059 <Param cond="pin_id==6">
25060 <Param type="u" size="4" prop="h">
25061 <Name>Test Mux 3 Address - Don't Touch </Name>
25062 <Default>0x200E300C</Default>
25063 <Desc>Test Mux 3 Address - Don't Touch </Desc>
25064 </Param>
25065 <Param type="u" size="1" prop="h">
25066 <Name>Test Mux Offset - Don't Touch </Name>
25067 <Default>0</Default>
25068 <Desc>offset inside test_mux register</Desc>
25069 </Param>
25070 <Param type="u" size="4" prop="h">
25071 <Name>Debug Module register - Don't Touch </Name>
25072 <Default>0x200E300C</Default>
25073 <Desc>Register Address</Desc>
25074 </Param>
25075 <Param type="u" size="1" prop="h">
25076 <Name>Debug Module offset - Don't Touch </Name>
25077 <Default>0</Default>
25078 <Desc>Offset within the register</Desc>
25079 </Param>
25080 <Param type="u" size="1" prop="h">
25081 <Name>Debug Module value - Don't Touch </Name>
25082 <Default>1</Default>
25083 <Desc>Register Value (3 bits)</Desc>
25084 </Param>
25085 </Param>
25086 <Param cond="pin_id==7">
25087 <Param type="u" size="4" prop="h">
25088 <Name>Test Mux 3 Address - Don't Touch </Name>
25089 <Default>0x200E300C</Default>
25090 <Desc>Test Mux 3 Address - Don't Touch </Desc>
25091 </Param>
25092 <Param type="u" size="1" prop="h">
25093 <Name>Test Mux Offset - Don't Touch </Name>
25094 <Default>3</Default>
25095 <Desc>offset inside test_mux register</Desc>
25096 </Param>
25097 <Param type="u" size="4" prop="h">
25098 <Name>Debug Module register - Don't Touch </Name>
25099 <Default>0x200E300C</Default>
25100 <Desc>Register Address</Desc>
25101 </Param>
25102 <Param type="u" size="1" prop="h">
25103 <Name>Debug Module offset - Don't Touch </Name>
25104 <Default>3</Default>
25105 <Desc>Offset within the register</Desc>
25106 </Param>
25107 <Param type="u" size="1" prop="h">
25108 <Name>Debug Module value - Don't Touch </Name>
25109 <Default>1</Default>
25110 <Desc>Register Value (3 bits)</Desc>
25111 </Param>
25112 </Param>
25113 <Param cond="pin_id==8">
25114 <Param type="u" size="4" prop="h">
25115 <Name>Test Mux 4 Address - Don't Touch </Name>
25116 <Default>0x200E300C</Default>
25117 <Desc>Test Mux 4 Address - Don't Touch </Desc>
25118 </Param>
25119 <Param type="u" size="1" prop="h">
25120 <Name>Test Mux Offset - Don't Touch </Name>
25121 <Default>6</Default>
25122 <Desc>offset inside test_mux register</Desc>
25123 </Param>
25124 <Param type="u" size="4" prop="h">
25125 <Name>Debug Module register - Don't Touch </Name>
25126 <Default>0x200E300C</Default>
25127 <Desc>Register Address</Desc>
25128 </Param>
25129 <Param type="u" size="1" prop="h">
25130 <Name>Debug Module offset - Don't Touch </Name>
25131 <Default>6</Default>
25132 <Desc>Offset within the register</Desc>
25133 </Param>
25134 <Param type="u" size="1" prop="h">
25135 <Name>Debug Module value - Don't Touch </Name>
25136 <Default>1</Default>
25137 <Desc>Register Value (3 bits)</Desc>
25138 </Param>
25139 </Param>
25140 <Param cond="pin_id==9">
25141 <Param type="u" size="4" prop="h">
25142 <Name>Test Mux 4 Address - Don't Touch </Name>
25143 <Default>0x200E300C</Default>
25144 <Desc>Test Mux 4 Address - Don't Touch </Desc>
25145 </Param>
25146 <Param type="u" size="1" prop="h">
25147 <Name>Test Mux Offset - Don't Touch </Name>
25148 <Default>9</Default>
25149 <Desc>offset inside test_mux register</Desc>
25150 </Param>
25151 <Param type="u" size="4" prop="h">
25152 <Name>Debug Module register - Don't Touch </Name>
25153 <Default>0x200E300C</Default>
25154 <Desc>Register Address</Desc>
25155 </Param>
25156 <Param type="u" size="1" prop="h">
25157 <Name>Debug Module offset - Don't Touch </Name>
25158 <Default>9</Default>
25159 <Desc>Offset within the register</Desc>
25160 </Param>
25161 <Param type="u" size="1" prop="h">
25162 <Name>Debug Module value - Don't Touch </Name>
25163 <Default>1</Default>
25164 <Desc>Register Value (3 bits)</Desc>
25165 </Param>
25166 </Param>
25167 <Param cond="pin_id==10">
25168 <Param type="u" size="4" prop="h">
25169 <Name>Test Mux 4 Address - Don't Touch </Name>
25170 <Default>0x200E300C</Default>
25171 <Desc>Test Mux 4 Address - Don't Touch </Desc>
25172 </Param>
25173 <Param type="u" size="1" prop="h">
25174 <Name>Test Mux Offset - Don't Touch </Name>
25175 <Default>12</Default>
25176 <Desc>offset inside test_mux register</Desc>
25177 </Param>
25178 <Param type="u" size="4" prop="h">
25179 <Name>Debug Module register - Don't Touch </Name>
25180 <Default>0x200E300C</Default>
25181 <Desc>Register Address</Desc>
25182 </Param>
25183 <Param type="u" size="1" prop="h">
25184 <Name>Debug Module offset - Don't Touch </Name>
25185 <Default>12</Default>
25186 <Desc>Offset within the register</Desc>
25187 </Param>
25188 <Param type="u" size="1" prop="h">
25189 <Name>Debug Module value - Don't Touch </Name>
25190 <Default>1</Default>
25191 <Desc>Register Value (3 bits)</Desc>
25192 </Param>
25193 </Param>
25194 </Param>
25195
25196
25197 <Param type="R">
25198 <Name>HCI_Command_Complete_Event</Name>
25199 </Param>
25200</Command>
25201
25202<Command name="HCI_VS_HW_Reset" type="sc" opcode="0xfe39">
25203 <Param type="o" size="2">
25204 <Name>Opcode</Name>
25205 <Default>0xFE39</Default>
25206 <Desc>HCIPP HW Reset</Desc>
25207 </Param>
25208 <Param type="R">
25209 <Name>HCI_Command_Complete_Event</Name>
25210 <Default />
25211 <Desc />
25212 </Param>
25213</Command>
25214
25215<Command name="HCI_VS_Run_Long_Self_Test" type="sc" opcode="0xfe32">
25216 <Param type="o" size="2">
25217 <Name>Opcode</Name>
25218 <Default>0xFE32</Default>
25219 <Desc>HCIPP Run Long Seflf Test</Desc>
25220 </Param>
25221 <Param type="R">
25222 <Name>HCI_Command_Complete_Event</Name>
25223 <Default />
25224 <Desc />
25225 </Param>
25226</Command>
25227
25228<Command name="HCI_VS_Get_Rf_Meters" type="sc" opcode="0xfe1e">
25229 <Param type="o" size="2">
25230 <Name>Opcode</Name>
25231 <Default>0xFE1E</Default>
25232 <Desc>HCIPP Get Rf Meters</Desc>
25233 </Param>
25234 <Param type="R">
25235 <Name>HCI_Command_Complete_Event</Name>
25236 <Default />
25237 <Desc />
25238 </Param>
25239</Command>
25240
25241<Command name="HCI_VS_Read_Stream_from_EEPROM" type="sc" opcode="0xff84">
25242
25243 <Param type="o" size="2">
25244 <Name>Opcode</Name>
25245 <Default>0xFF84</Default>
25246 <Desc>HCIPP Read Stream from EEPROM</Desc>
25247 </Param>
25248 <Param type="u" size="4">
25249 <Name>Address</Name>
25250 <Default>0x00000000</Default>
25251 <Desc />
25252 </Param>
25253 <Param type="u" size="1">
25254 <Name>Size</Name>
25255 <Default>01</Default>
25256 <Desc>1-200</Desc>
25257 </Param>
25258 <Param type="R">
25259 <Name>HCI_Command_Complete_Param1_Event</Name>
25260 <Default />
25261 <Desc />
25262 </Param>
25263</Command>
25264
25265<Command name="HCI_VS_Write_Stream_to_EEPROM" type="sc" opcode="0xff85">
25266 <Param type="o" size="2">
25267 <Name>Opcode</Name>
25268 <Default>0xFF85</Default>
25269 <Desc>HCIPP Write Stream to EEPROM</Desc>
25270 </Param>
25271 <Param type="u" size="4">
25272 <Name>Address</Name>
25273 <Default>0x00000000</Default>
25274 <Desc />
25275 </Param>
25276 <Param type="u" size="1">
25277 <Name>Size</Name>
25278 <Default>04</Default>
25279 <Desc>1-200</Desc>
25280 </Param>
25281 <Param type="x" size="200">
25282 <Name>Values</Name>
25283 <Default>"0000"</Default>
25284 <Desc>stream in hex, from left to right</Desc>
25285 </Param>
25286 <Param type="R">
25287 <Name>HCI_Command_Complete_Event</Name>
25288 <Default />
25289 <Desc />
25290 </Param>
25291</Command>
25292
25293<Command name="HCI_VS_Read_Error_Statistics" type="sc" opcode="0xFF93">
25294 <Param type="o" size="2">
25295 <Name>Opcode</Name>
25296 <Default>0xFF93</Default>
25297 <Desc>HCIPP_READ_ERROR_STATISTICS</Desc>
25298 </Param>
25299 <Param type="u" size="1">
25300 <Name>Request </Name>
25301 <Default>3</Default>
25302 <Desc>1 - BER, 2 - PER, 3 - Both</Desc>
25303 </Param>
25304 <Param type="u" size="1">
25305 <Name>Handle </Name>
25306 <Default>0</Default>
25307 <Desc> </Desc>
25308 </Param>
25309 <Param type="R">
25310 <Name>HCI_Command_Complete_Event</Name>
25311 <Default />
25312 <Desc />
25313 </Param>
25314 <Param type="u" size="1" valtype="Status">
25315 <Name>Status</Name>
25316 <Default>0x00</Default>
25317 <Desc>Status</Desc>
25318 </Param>
25319 <Param type="x" size="10">
25320 <Name>Data</Name>
25321 <Default>Any</Default>
25322 </Param>
25323
25324</Command>
25325
25326<Command name="HCI_VS_TestMode_Override_PowerControl" type="sc" opcode="0xfe05">
25327 <Param type="o" size="2">
25328 <Name>Opcode</Name>
25329 <Default>0xFE05</Default>
25330 <Desc>HCIPP TestMode Override PowerControl</Desc>
25331 </Param>
25332 <Param type="u" size="1">
25333 <Name>Power_Control_Override</Name>
25334 <Default>1</Default>
25335 <Desc>If TRUE, power control commands will never be ignored in Test Mode. 1=TRUE, 0=FALSE</Desc>
25336 </Param>
25337 <Param type="R">
25338 <Name>HCI_Command_Complete_Event</Name>
25339 <Default />
25340 <Desc />
25341 </Param>
25342</Command>
25343
25344<Command name="HCI_VS_CDC_Enable" type="sc" opcode="0xff71">
25345 <Param type="o" size="2">
25346 <Name>Opcode</Name>
25347 <Default>0xFF71</Default>
25348 <Desc>HCIPP CDC Enable</Desc>
25349 </Param>
25350 <Param type="u" size="1">
25351 <Name>Enable CDC</Name>
25352 <Default>0x0</Default>
25353 <Desc>1- Enable, 0- Disable</Desc>
25354 </Param>
25355 <Param type="R">
25356 <Name>HCI_Command_Complete_Event</Name>
25357 <Default />
25358 <Desc />
25359 </Param>
25360</Command>
25361
25362<Command name="HCI_VS_Set_Classification_Req_Params" type="sc" opcode="0xff3a">
25363 <Param type="o" size="2">
25364 <Name>Opcode</Name>
25365 <Default>0xFF3A</Default>
25366 <Desc>HCIPP Set AFH Classification Req Parameters</Desc>
25367 </Param>
25368 <Param type="u" size="1">
25369 <Name>Classification Req Mode</Name>
25370 <Default>1</Default>
25371 <Desc>0-Disable, 1-Enable</Desc>
25372 </Param>
25373 <Param type="u" size="2">
25374 <Name>Classification Req Min Interval</Name>
25375 <Default>0x1F40</Default>
25376 <Desc>slots (0-30 sec)</Desc>
25377 </Param>
25378 <Param type="u" size="2">
25379 <Name>Classification Req Max Interval</Name>
25380 <Default>0x3E80</Default>
25381 <Desc>slots (0-30 sec)</Desc>
25382 </Param>
25383 <Param type="R">
25384 <Name>HCI_Command_Complete_Event</Name>
25385 <Default />
25386 <Desc />
25387 </Param>
25388</Command>
25389
25390<Command name="HCI_VS_Scan_All_Stacks" type="sc" opcode="0xff63">
25391 <Param type="o" size="2">
25392 <Name>Opcode</Name>
25393 <Default>0xFF63</Default>
25394 <Desc>HCIPP Scan All Stacks</Desc>
25395 </Param>
25396 <Param type="u" size="1">
25397 <Name>Mode</Name>
25398 <Default>0</Default>
25399 <Desc>0 - Print , 1 - Enable ; You must call this command with 'Enable' before ever entering deep sleep.</Desc>
25400 </Param>
25401 <Param type="R">
25402 <Name>HCI_Command_Complete_Event</Name>
25403 <Default />
25404 <Desc />
25405 </Param>
25406</Command>
25407
25408<Command name="HCI_VS_Scan_All_Buffers" type="sc" opcode="0xff64">
25409 <Param type="o" size="2">
25410 <Name>Opcode</Name>
25411 <Default>0xFF64</Default>
25412 <Desc>HCIPP Scan All Buffers</Desc>
25413 </Param>
25414 <Param type="R">
25415 <Name>HCI_Command_Complete_Event</Name>
25416 <Default />
25417 <Desc />
25418 </Param>
25419</Command>
25420
25421<Command name="HCI_VS_Write_Inquiry_Scan_Mode" type="sc" opcode="0xff65">
25422 <Param type="o" size="2">
25423 <Name>Opcode</Name>
25424 <Default>0xFF65</Default>
25425 <Desc>HCIPP Write Inquiry Scan Mode</Desc>
25426 </Param>
25427 <Param type="u" size="1">
25428 <Name>Scanning Mode</Name>
25429 <Default>0x10</Default>
25430 <Desc>0x00 - Chain Mode, 0x01 - Distributed Mode, 0x10 - Default Mode</Desc>
25431 </Param>
25432 <Param type="R">
25433 <Name>HCI_Command_Complete_Event</Name>
25434 <Default />
25435 <Desc />
25436 </Param>
25437</Command>
25438
25439<Command name="HCI_VS_Measure_CPU_Idle_Time" type="sc" opcode="0xff67">
25440 <Param type="o" size="2">
25441 <Name>Opcode</Name>
25442 <Default>0xFF67</Default>
25443 <Desc>HCIPP Measure CPU Idle Time</Desc>
25444 </Param>
25445 <Param type="u" size="2">
25446 <Name>Time</Name>
25447 <Default>80</Default>
25448 <Desc>0-Enter CPU test mode , 1-Exit CPU test mode, other - start and check for "param" BT Frames</Desc>
25449 </Param>
25450 <Param type="R">
25451 <Name>HCI_Command_Complete_Event</Name>
25452 <Default />
25453 <Desc />
25454 </Param>
25455</Command>
25456
25457<Command name="HCI_VS_Self_Test_Result" type="sc" opcode="0xff37">
25458 <Param type="o" size="2">
25459 <Name>Opcode</Name>
25460 <Default>0xFF37</Default>
25461 <Desc>HCIPP Self Test Result</Desc>
25462 </Param>
25463 <Param type="R">
25464 <Name>HCI_Command_Complete_Event</Name>
25465 <Default />
25466 <Desc />
25467 </Param>
25468</Command>
25469
25470<Command name="HCI_VS_Send_LMP_Frame" type="sc" opcode="0xFF16">
25471 <Param type="o" size="2">
25472 <Name>Opcode</Name>
25473 <Default>0xFF16</Default>
25474 <Desc>HCIPP Send LMP Frame</Desc>
25475 </Param>
25476 <Param type="h" size="2">
25477 <Name>Connection Handle</Name>
25478 <Default>0x0001</Default>
25479 <Desc />
25480 </Param>
25481 <Param type="u" size="1">
25482 <Name>Length</Name>
25483 <Default>1</Default>
25484 <Desc>Number of bytes for the inserted parameters (excluding the opcode)</Desc>
25485 </Param>
25486 <Param type="u" size="1">
25487 <Name>LMP Opcode</Name>
25488 <Default>31</Default>
25489 <Desc />
25490 </Param>
25491 <Param type="u" size="1">
25492 <Name>Trans started by slave</Name>
25493 <Default>0</Default>
25494 <Desc>0- Master initiate, 1- Slave initiate</Desc>
25495 </Param>
25496 <Param type="x" size="30">
25497 <Name>Parameters</Name>
25498 <Default>"00"</Default>
25499 <Desc>If a parameter is longer than 1 byte, the bytes order should be reverse for that param.</Desc>
25500 </Param>
25501 <Param type="R">
25502 <Name>HCI_Command_Complete_Event</Name>
25503 <Default />
25504 <Desc />
25505 </Param>
25506</Command>
25507
25508<Command name="HCI_VS_Send_LMP_Frame_Extended" type="sc" opcode="0xfe00">
25509 <Param type="o" size="2">
25510 <Name>Opcode</Name>
25511 <Default>0xFE00</Default>
25512 <Desc>HCIPP Send LMP Frame Extended</Desc>
25513 </Param>
25514 <Param type="h" size="2">
25515 <Name>Connection Handle</Name>
25516 <Default>0x0001</Default>
25517 <Desc />
25518 </Param>
25519 <Param type="u" size="1">
25520 <Name>Length</Name>
25521 <Default>0x00</Default>
25522 <Desc>number of bytes for the inserted parameters, including lmp ext opcode</Desc>
25523 </Param>
25524 <Param type="u" size="1">
25525 <Name>lmp opcode</Name>
25526 <Default>0x7F</Default>
25527 <Desc>must enter a value between 124-127</Desc>
25528 </Param>
25529 <Param type="u" size="1">
25530 <Name>lmp ext opcode</Name>
25531 <Default>0x00</Default>
25532 <Desc>lmp opcode must be between 124-127 for usage of this field</Desc>
25533 </Param>
25534 <Param type="u" size="1">
25535 <Name>trans started by slave</Name>
25536 <Default>0x0</Default>
25537 <Desc>0- master initiate, 1- slave initiate</Desc>
25538 </Param>
25539 <Param type="x" size="30">
25540 <Name>params</Name>
25541 <Default>"0000"</Default>
25542 <Desc>if parameter is longer than 1 byte, the bytes order should be revrse for that param.</Desc>
25543 </Param>
25544 <Param type="R">
25545 <Name>HCI_Command_Complete_Event</Name>
25546 <Default />
25547 <Desc />
25548 </Param>
25549</Command>
25550
25551<Command name="HCI_VS_Set_LM_Bypass" type="sc" opcode="0xff18">
25552 <Param type="o" size="2">
25553 <Name>Opcode</Name>
25554 <Default>0xFF18</Default>
25555 <Desc>HCIPP Set LM Bypass</Desc>
25556 </Param>
25557 <Param type="u" size="1">
25558 <Name>new value</Name>
25559 <Default>01</Default>
25560 <Desc>0- normal, 1-bypass LM when receiving LMPs</Desc>
25561 </Param>
25562 <Param type="R">
25563 <Name>HCI_Command_Complete_Event</Name>
25564 <Default />
25565 <Desc />
25566 </Param>
25567</Command>
25568
25569<Command name="HCI_VS_Set_LBT" type="sc" opcode="0xff0f">
25570 <Param type="o" size="2">
25571 <Name>Opcode</Name>
25572 <Default>0xFF0F</Default>
25573 <Desc>HCIPP Set LBT</Desc>
25574 </Param>
25575 <Param type="u" size="4">
25576 <Name>Clock Value</Name>
25577 <Default>0x3FF447F</Default>
25578 <Desc>0-min, 0x3FFFFFF -max</Desc>
25579 </Param>
25580 <Param type="R">
25581 <Name>HCI_Command_Complete_Event</Name>
25582 <Default />
25583 <Desc />
25584 </Param>
25585</Command>
25586
25587<Command name="HCI_VS_Set_Whitening_Mode" type="sc" opcode="0xff0a">
25588 <Param type="o" size="2">
25589 <Name>Opcode</Name>
25590 <Default>0xFF0A</Default>
25591 <Desc>HCIPP Set Whitening Mode</Desc>
25592 </Param>
25593 <Param type="u" size="1">
25594 <Name>Whitening Mode</Name>
25595 <Default>01</Default>
25596 <Desc>0-enable, 1-disable</Desc>
25597 </Param>
25598 <Param type="R">
25599 <Name>HCI_Command_Complete_Event</Name>
25600 <Default />
25601 <Desc />
25602 </Param>
25603</Command>
25604
25605<Command name="HCI_VS_RX_RX_Debug_enable_parameters" type="vc" opcode="0xFDE9">
25606 <Param type="o" size="2">
25607 <Name>Opcode</Name>
25608 <Default>0xFDE9</Default>
25609 <Desc>This command enables RXRX in debug mode</Desc>
25610 </Param>
25611 <Param type="u" size="1">
25612 <Name>RxRx enable source</Name>
25613 <Default>00</Default>
25614 <Desc>0x0 - RXRX enable source is WLAN, 0x01 - RXRX enable source is Vs command, 0xFF - Don’t Change</Desc>
25615 </Param>
25616 <Param type="u" size="1">
25617 <Name>RxRx mode</Name>
25618 <Default>00</Default>
25619 <Desc>0x0 - RXRX is disabled-relevant only if RXRX enable source is Vs command, 0x01 - RXRX is enabled-relevant only if RXRX enable source is Vs command, 0xFF - Don't change</Desc>
25620 </Param>
25621 <Param type="u" size="1">
25622 <Name>WLAN Force calibrations</Name>
25623 <Default>00</Default>
25624 <Desc>0x0 - Calibration values are taken from WLAN, 0x1 - Calibration values are taken from USER, 0xFFDon't Change</Desc>
25625 </Param>
25626 <Param type="u" size="1">
25627 <Name>RXRX PM Enable Disable on sleep feature</Name>
25628 <Default>00</Default>
25629 <Desc>0x0 - RXRX PM sequences on sleep are disabled, 0x1 - RXRX PM sequences on sleep are enabled, 0xFFDon't Change</Desc>
25630 </Param>
25631 <Param type="u" size="2">
25632 <Name>User_calibration_info_0</Name>
25633 <Default>0000</Default>
25634 <Desc>1st user data for calibration values</Desc>
25635 </Param>
25636 <Param type="u" size="2">
25637 <Name>User_calibration_info_1</Name>
25638 <Default>0000</Default>
25639 <Desc>2nd user data for calibration values</Desc>
25640 </Param>
25641 <Param type="u" size="2">
25642 <Name>User_calibration_info_2</Name>
25643 <Default>0000</Default>
25644 <Desc>3rd user data for calibration values</Desc>
25645 </Param>
25646 <Param type="u" size="2">
25647 <Name>User_calibration_info_3</Name>
25648 <Default>0000</Default>
25649 <Desc>4th user data for calibration values</Desc>
25650 </Param>
25651 <Param type="u" size="2">
25652 <Name>User_calibration_info_4</Name>
25653 <Default>0000</Default>
25654 <Desc>5th user data for calibration values</Desc>
25655 </Param>
25656 <Param type="u" size="2">
25657 <Name>User_calibration_info_5</Name>
25658 <Default>0000</Default>
25659 <Desc>6th user data for calibration values</Desc>
25660 </Param>
25661 <Param type="u" size="2">
25662 <Name>User_calibration_info_6</Name>
25663 <Default>0000</Default>
25664 <Desc>7th user data for calibration values</Desc>
25665 </Param>
25666 <Param type="u" size="2">
25667 <Name>User_calibration_info_7</Name>
25668 <Default>0000</Default>
25669 <Desc>8th user data for calibration values</Desc>
25670 </Param>
25671 <Param type="u" size="2">
25672 <Name>User_calibration_info_8</Name>
25673 <Default>0000</Default>
25674 <Desc>9th user data for calibration values</Desc>
25675 </Param>
25676 <Param type="u" size="2">
25677 <Name>User_calibration_info_9</Name>
25678 <Default>0000</Default>
25679 <Desc>10th user data for calibration values</Desc>
25680 </Param>
25681 <Param type="u" size="4">
25682 <Name>Reserved</Name>
25683 <Default>00</Default>
25684 <Desc>Reserved parameter for any additional debug use</Desc>
25685 </Param>
25686 <Param type="R">
25687 <Name>HCI_Command_Complete_Event</Name>
25688 </Param>
25689</Command>
25690
25691<Command name="HCI_VS_Rx_Rx_Mode" type="vc" opcode="0xFDF8">
25692 <Param type="o" size="2">
25693 <Name>Opcode</Name>
25694 <Default>0xFDF8</Default>
25695 <Desc>This command enables/disables RXRX mode</Desc>
25696 </Param>
25697 <Param type="u" size="1">
25698 <Name>RxRx mode</Name>
25699 <Default>00</Default>
25700 <Desc>0x0 - Rx_Rx disable, 0x01 - Rx_Rx_enable, 0xFF - Don't change</Desc>
25701 </Param>
25702 <Param type="u" size="1">
25703 <Name>Rx_Rx BT standelone</Name>
25704 <Default>00</Default>
25705 <Desc>0x0 - not Stanalone mode, 0x01 - Standalone mode, 0xFF - Don't change</Desc>
25706 </Param>
25707</Command>
25708
25709<Command name="HCI_VS_LOAD_Cortex" type="vc" opcode="0xFDA8">
25710 <Cat>Wibree</Cat>
25711 <Param type="o" size="2">
25712 <Name>Opcode</Name>
25713 <Default>0xFDA8</Default>
25714 <Desc>Load Cortex</Desc>
25715 </Param>
25716 <Param type="u" size="1" valtype="EnableDisable">
25717 <Name>Mode</Name>
25718 <Default>0x00</Default>
25719 <Desc>0x01 = Disable Cortex Sleep</Desc>
25720 </Param>
25721 <Param type="R">
25722 <Name>HCI_Command_Complete_Event</Name>
25723 </Param>
25724</Command>
25725
25726<Command name="HCI_VS_Write_Memory_Block_To_DTST_Mem" type="sc" opcode="0xFD97">
25727 <Param type="o" size="2">
25728 <Name>Opcode</Name>
25729 <Default>0xFD97</Default>
25730 <Desc>HCIPP Write Memory Block To DTST Mem</Desc>
25731 </Param>
25732 <Param type="u" size="4">
25733 <Name>Address</Name>
25734 <Default>0x00190200</Default>
25735 <Desc />
25736 </Param>
25737 <Param type="u" size="1" label="len">
25738 <Name>Size</Name>
25739 <Default>04</Default>
25740 <Desc>1-200</Desc>
25741 </Param>
25742 <Param type="x" size="len">
25743 <Name>Values</Name>
25744 <Default>"00000000"</Default>
25745 <Desc>Data starts from left to right</Desc>
25746 </Param>
25747 <Param type="R">
25748 <Name>HCI_Command_Complete_Event</Name>
25749 <Default />
25750 <Desc />
25751 </Param>
25752</Command>
25753
25754<Command name="HCI_VS_Read_Memory_Block_From_DTST" type="sc" opcode="0xFD7F">
25755 <Param type="o" size="2">
25756 <Name>Opcode</Name>
25757 <Default>0xFD7F</Default>
25758 <Desc>HCIPP Read Memory Block From DTST Mem</Desc>
25759 </Param>
25760 <Param type="u" size="4">
25761 <Name>Address</Name>
25762 <Default>0x00190200</Default>
25763 <Desc />
25764 </Param>
25765 <Param type="u" size="1" label="len">
25766 <Name>Size</Name>
25767 <Default>04</Default>
25768 <Desc>1-200</Desc>
25769 </Param>
25770 <Param type="R">
25771 <Name>HCI_Command_Complete_Event</Name>
25772 </Param>
25773 <Param type="u" size="1" valtype="Status">
25774 <Name>Status</Name>
25775 <Default>0x00</Default>
25776 <Desc>Status</Desc>
25777 </Param>
25778 <Param type="x" size="packet_remain">
25779 <Name>Data</Name>
25780 <Desc>any</Desc>
25781 </Param>
25782</Command>
25783
25784<Command name="HCI_VS_Config_Power_Mng_Params" type="sc" opcode="0xFD58">
25785 <Param type="o" size="2">
25786 <Name>Opcode</Name>
25787 <Default>0xFD58</Default>
25788 <Desc>HCIPP Config Power Mng Params</Desc>
25789 </Param>
25790 <Param type="u" size="1">
25791 <Name>Enable flag</Name>
25792 <Default>1</Default>
25793 <Desc>When set to 1, indicates enabling of power management algorithm</Desc>
25794 </Param>
25795 <Param type="u" size="1">
25796 <Name>rssi_thl_acl (dBm) </Name>
25797 <Default>-50</Default>
25798 <Desc />
25799 </Param>
25800 <Param type="u" size="1">
25801 <Name>rssi_thl_sco (dBm) </Name>
25802 <Default>-50</Default>
25803 <Desc />
25804 </Param>
25805 <Param type="u" size="1">
25806 <Name>rssi_thl_edr3 (dBm) </Name>
25807 <Default>-50</Default>
25808 <Desc />
25809 </Param>
25810 <Param type="u" size="1">
25811 <Name>rssi_thh_acl (dBm) </Name>
25812 <Default>-30</Default>
25813 <Desc />
25814 </Param>
25815 <Param type="u" size="1">
25816 <Name>rssi_thh_sco (dBm) </Name>
25817 <Default>-30</Default>
25818 <Desc />
25819 </Param>
25820 <Param type="u" size="1">
25821 <Name>rssi_thh_edr3 (dBm) </Name>
25822 <Default>-30</Default>
25823 <Desc />
25824 </Param>
25825 <Param type="u" size="1">
25826 <Name>rssi_vhth (dBm) </Name>
25827 <Default>-20</Default>
25828 <Desc />
25829 </Param>
25830
25831 <Param type="u" size="1">
25832 <Name>rssi_vhth_edr3 (dBm) </Name>
25833 <Default>-20</Default>
25834 <Desc />
25835 </Param>
25836 <Param type="u" size="1">
25837 <Name>rssi_th_sensitivity</Name>
25838 <Default>-80</Default>
25839 <Desc></Desc>
25840 </Param>
25841 <Param type="u" size="1">
25842 <Name>snr_thl</Name>
25843 <Default>0</Default>
25844 <Desc>0 - disable SNR condition.</Desc>
25845 </Param>
25846 <Param type="u" size="1">
25847 <Name>snr_edr3_thl</Name>
25848 <Default>0</Default>
25849 <Desc>0 - disable SNR condition.</Desc>
25850 </Param>
25851 <Param type="u" size="1">
25852 <Name>snr_thh</Name>
25853 <Default>0</Default>
25854 <Desc>0 - disable SNR condition.</Desc>
25855 </Param>
25856
25857 <Param type="u" size="1">
25858 <Name>snr_edr3_thh</Name>
25859 <Default>0</Default>
25860 <Desc>0 - disable SNR condition.</Desc>
25861 </Param>
25862
25863 <Param type="u" size="1">
25864 <Name>bad_sync_count_th_sco</Name>
25865 <Default>3</Default>
25866 <Desc /> Used for SCO connection as threshold for req. in/decrease power.
25867 </Param>
25868
25869 <Param type="u" size="1">
25870 <Name>fec_ration_thl_sco</Name>
25871 <Default>150</Default>
25872 <Desc> Threshold for req. decrease power in case of bad HEC. (bad_headers/Headers) &lt; (1/fec_ration_thl_sco) </Desc>
25873 </Param>
25874 <Param type="u" size="1">
25875 <Name>fec_ration_thh_sco</Name>
25876 <Default>100</Default>
25877 <Desc> Threshold for req. increase power in case of bad HEC. (bad_headers/Headers) &gt; (1/fec_ration_thh_sco) </Desc>
25878 </Param>
25879
25880 <Param type="u" size="2">
25881 <Name>fec_min_headers_acl</Name>
25882 <Default>8</Default>
25883 <Desc> Minimum number of Headers to calculate HEC statistics for e/SCO connection</Desc>
25884 </Param>
25885 <Param type="u" size="2">
25886 <Name>fec_min_headers_sco</Name>
25887 <Default>8</Default>
25888 <Desc> Minimum number of Headers to calculate HEC statistics for ACL connection</Desc>
25889 </Param>
25890 <Param type="u" size="1">
25891 <Name>crc_ratio_thl_acl</Name>
25892 <Default>60</Default>
25893 <Desc> Threshold for req. decrease power in case of bad_crc. (bad_crc/(bad_crc + good_crc)) &lt; (1/crc_ratio_thl_acl) </Desc>
25894 </Param>
25895 <Param type="u" size="1">
25896 <Name>crc_ratio_thh_acl</Name>
25897 <Default>10</Default>
25898 <Desc> Threshold for req. increase power in case of bad_crc. (bad_crc/(bad_crc + good_crc)) &gt; (1/crc_ratio_thh_acl) </Desc>
25899 </Param>
25900 <Param type="u" size="1">
25901 <Name>crc_min_pkts_acl</Name>
25902 <Default>25</Default>
25903 <Desc>Minimum number of packets to calculate CRC statistics</Desc>
25904 </Param>
25905 <Param type="u" size="1">
25906 <Name>power_decision_time</Name>
25907 <Default>2</Default>
25908 <Desc>The interval, in which a decision is made whether to increase/decrease or not to change peer tx power (decision interval = power_decision_time x100ms)</Desc>
25909 </Param>
25910 <Param type="u" size="1">
25911 <Name>power_acl_response_time</Name>
25912 <Default>1</Default>
25913 <Desc>On ACL channel the minimal delay between the last command requested to increase power or decrease to the command request to increase power (delay interval = power_decision_time x power_response_time x 100ms)</Desc>
25914 </Param>
25915 <Param type="u" size="1">
25916 <Name>power_sco_response_time</Name>
25917 <Default>1</Default>
25918 <Desc>On E/SCO channel the minimal delay between the last command requested to increase power or decrease to the command request to increase power (delay interval = power_decision_time x power_response_time x 100ms)</Desc>
25919 </Param>
25920 <Param type="u" size="1">
25921 <Name>power_edr3_response_time</Name>
25922 <Default>1</Default>
25923 <Desc>On EDR3 channel the minimal delay between the last command requested to increase power or decrease to the command request to increase power (delay interval = power_decision_time x power_response_time x 100ms)</Desc>
25924 </Param>
25925
25926 <Param type="u" size="1">
25927 <Name>power_delay_time</Name>
25928 <Default>20</Default>
25929 <Desc>The minimal delay between the last command requested to increase power or decrease to the command request to decrease power (delay interval = power_delay_time x power_decision_time x 100ms)</Desc>
25930 </Param>
25931 <Param type="u" size="1">
25932 <Name>deep_fade_rssi_delta1 (dBm)</Name>
25933 <Default>-10</Default>
25934 <Desc>rssi threshold between current measure and the previews measure to make decision if we in deep fade.(delta2 = rssi[N] - rssi[N-1]) </Desc>
25935 </Param>
25936 <Param type="u" size="1">
25937 <Name>deep_fade_rssi_delta2 (dBm)</Name>
25938 <Default>-20</Default>
25939 <Desc>rssi threshold between current measure and the one before the preview measure to make decision if we in deep fade.(delta2 = rssi[N] - rssi[N-2])</Desc>
25940 </Param>
25941 <Param type="u" size="1">
25942 <Name>deep_fade_edr3_rssi_delta1 (dBm)</Name>
25943 <Default>-10</Default>
25944 <Desc>rssi threshold between current measure and the previews measure to make decision if we in deep fade.(delta2 = rssi[N] - rssi[N-1] </Desc>
25945 </Param>
25946 <Param type="u" size="1">
25947 <Name>deep_fade_edr3_rssi_delta2 (dBm)</Name>
25948 <Default>-20</Default>
25949 <Desc>rssi threshold between current measure and the one before the preview measure to make decision if we in deep fade.(delta2 = rssi[N] - rssi[N-2])</Desc>
25950 </Param>
25951 <Param type="R">
25952 <Name>HCI_Command_Complete_Event</Name>
25953 <Default />
25954 <Desc />
25955 </Param>
25956</Command>
25957
25958<Command name="HCI_VS_DRPb_Set_RF_Calibration_Info" type="sc" opcode="0xFD76">
25959 <Param type="o" size="2">
25960 <Name>Opcode</Name>
25961 <Default>0xFD76</Default>
25962 <Desc>HCI VS DRPb set RF calibration info</Desc>
25963 </Param>
25964 <Param type="u" size="1">
25965 <Name>Reserved</Name>
25966 <Default>0x00</Default>
25967 <Desc>Reserved Parameter</Desc>
25968 </Param>
25969 <Param type="u" size="4" valtype="RF_Calibration_DRPb_Bitmap">
25970 <Name>Short calibration indication</Name>
25971 <Default>0x00005421</Default>
25972 <Desc>Checked box = short calibration, Unchecked box = not short calibration; 0x0000-0xFFFF: short calibration bitmap, 0xFFFFFFFF: Keep last bitmap.</Desc>
25973 </Param>
25974 <Param type="u" size="4" valtype="RF_Calibration_DRPb_Bitmap">
25975 <Name>Calibrations with antenna</Name>
25976 <Default>0x00005761</Default>
25977 <Desc>Checked box = use antenna, Unchecked box = don't use antenna; 0x0000-0xFFFF: antenna bitmap, 0xFFFFFFFF: Keep last bitmap.</Desc>
25978 </Param>
25979 <Param type="u" size="1">
25980 <Name>SD delay in ms</Name>
25981 <Default>20</Default>
25982 <Desc>Trigger same calibration in [x] ms in case of non successive attempt due to shut-down</Desc>
25983 </Param>
25984 <Param type="u" size="1">
25985 <Name>Num of SD attempts</Name>
25986 <Default>5</Default>
25987 <Desc>Maximum number of additional non successive attempts due to shut-down during calibration process</Desc>
25988 </Param>
25989 <Param type="u" size="1">
25990 <Name>Interference delay_ms</Name>
25991 <Default>10</Default>
25992 <Desc>Trigger same calibration in [x] ms in case of non successive attempt due to general interference</Desc>
25993 </Param>
25994 <Param type="u" size="1">
25995 <Name>Num of calib interf attempts</Name>
25996 <Default>5</Default>
25997 <Desc>Maximum number of additional non successive attempts due to general interference during calibration process</Desc>
25998 </Param>
25999 <Param type="u" size="1" valtype="RF_Calibrations">
26000 <Name>Calibration #1</Name>
26001 <Default>00</Default>
26002 <Desc>Calibrations order</Desc>
26003 </Param>
26004 <Param type="u" size="1" valtype="RF_Calibrations">
26005 <Name>Calibration #2</Name>
26006 <Default>07</Default>
26007 <Desc>Calibrations order</Desc>
26008 </Param>
26009 <Param type="u" size="1" valtype="RF_Calibrations">
26010 <Name>Calibration #3</Name>
26011 <Default>06</Default>
26012 <Desc>Calibrations order</Desc>
26013 </Param>
26014 <Param type="u" size="1" valtype="RF_Calibrations">
26015 <Name>Calibration #4</Name>
26016 <Default>10</Default>
26017 <Desc>Calibrations order</Desc>
26018 </Param>
26019 <Param type="u" size="1" valtype="RF_Calibrations">
26020 <Name>Calibration #5</Name>
26021 <Default>04</Default>
26022 <Desc>Calibrations order</Desc>
26023 </Param>
26024 <Param type="u" size="1" valtype="RF_Calibrations">
26025 <Name>Calibration #6</Name>
26026 <Default>05</Default>
26027 <Desc>Calibrations order</Desc>
26028 </Param>
26029 <Param type="u" size="1" valtype="RF_Calibrations">
26030 <Name>Calibration #7</Name>
26031 <Default>08</Default>
26032 <Desc>Calibrations order</Desc>
26033 </Param>
26034 <Param type="u" size="1" valtype="RF_Calibrations">
26035 <Name>Calibration #8</Name>
26036 <Default>09</Default>
26037 <Desc>Calibrations order</Desc>
26038 </Param>
26039 <Param type="u" size="1" valtype="RF_Calibrations">
26040 <Name>Calibration #9</Name>
26041 <Default>11</Default>
26042 <Desc>Calibrations order</Desc>
26043 </Param>
26044 <Param type="u" size="1" valtype="RF_Calibrations">
26045 <Name>Calibration #10</Name>
26046 <Default>12</Default>
26047 <Desc>Calibrations order</Desc>
26048 </Param>
26049 <Param type="u" size="1" valtype="RF_Calibrations">
26050 <Name>Calibration #11</Name>
26051 <Default>13</Default>
26052 <Desc>Calibrations order</Desc>
26053 </Param>
26054 <Param type="u" size="1" valtype="RF_Calibrations">
26055 <Name>Calibration #12</Name>
26056 <Default>14</Default>
26057 <Desc>Calibrations order</Desc>
26058 </Param>
26059 <Param type="u" size="1" valtype="RF_Calibrations">
26060 <Name>Calibration #13</Name>
26061 <Default>255</Default>
26062 <Desc>Calibrations order</Desc>
26063 </Param>
26064 <Param type="u" size="1" valtype="RF_Calibrations">
26065 <Name>Calibration #14</Name>
26066 <Default>255</Default>
26067 <Desc>Calibrations order</Desc>
26068 </Param>
26069 <Param type="u" size="1" valtype="RF_Calibrations">
26070 <Name>Calibration #15</Name>
26071 <Default>255</Default>
26072 <Desc>Calibrations order</Desc>
26073 </Param>
26074 <Param type="u" size="1" valtype="RF_Calibrations">
26075 <Name>Calibration #16</Name>
26076 <Default>255</Default>
26077 <Desc>Calibrations order</Desc>
26078 </Param>
26079 <Param type="u" size="1" valtype="RF_Calibrations">
26080 <Name>Calibration #17</Name>
26081 <Default>255</Default>
26082 <Desc>Calibrations order</Desc>
26083 </Param>
26084 <Param type="u" size="1" valtype="RF_Calibrations">
26085 <Name>Calibration #18</Name>
26086 <Default>255</Default>
26087 <Desc>Calibrations order</Desc>
26088 </Param>
26089 <Param type="u" size="1" valtype="RF_Calibrations">
26090 <Name>Calibration #19</Name>
26091 <Default>255</Default>
26092 <Desc>Calibrations order</Desc>
26093 </Param>
26094 <Param type="u" size="1" valtype="RF_Calibrations">
26095 <Name>Calibration #20</Name>
26096 <Default>255</Default>
26097 <Desc>Calibrations order</Desc>
26098 </Param>
26099 <Param type="u" size="1" valtype="RF_Calibrations">
26100 <Name>Calibration #21</Name>
26101 <Default>255</Default>
26102 <Desc>Calibrations order</Desc>
26103 </Param>
26104 <Param type="u" size="1" valtype="RF_Calibrations">
26105 <Name>Calibration #22</Name>
26106 <Default>255</Default>
26107 <Desc>Calibrations order</Desc>
26108 </Param>
26109 <Param type="u" size="1" valtype="RF_Calibrations">
26110 <Name>Calibration #23</Name>
26111 <Default>255</Default>
26112 <Desc>Calibrations order</Desc>
26113 </Param>
26114 <Param type="u" size="1" valtype="RF_Calibrations">
26115 <Name>Calibration #24</Name>
26116 <Default>255</Default>
26117 <Desc>Calibrations order</Desc>
26118 </Param>
26119 <Param type="u" size="1" valtype="RF_Calibrations">
26120 <Name>Calibration #25</Name>
26121 <Default>255</Default>
26122 <Desc>Calibrations order</Desc>
26123 </Param>
26124 <Param type="u" size="1" valtype="RF_Calibrations">
26125 <Name>Calibration #26</Name>
26126 <Default>255</Default>
26127 <Desc>Calibrations order</Desc>
26128 </Param>
26129 <Param type="u" size="1" valtype="RF_Calibrations">
26130 <Name>Calibration #27</Name>
26131 <Default>255</Default>
26132 <Desc>Calibrations order</Desc>
26133 </Param>
26134 <Param type="u" size="1" valtype="RF_Calibrations">
26135 <Name>Calibration #28</Name>
26136 <Default>255</Default>
26137 <Desc>Calibrations order</Desc>
26138 </Param>
26139 <Param type="u" size="1" valtype="RF_Calibrations">
26140 <Name>Calibration #29</Name>
26141 <Default>255</Default>
26142 <Desc>Calibrations order</Desc>
26143 </Param>
26144 <Param type="u" size="1" valtype="RF_Calibrations">
26145 <Name>Calibration #30</Name>
26146 <Default>255</Default>
26147 <Desc>Calibrations order</Desc>
26148 </Param>
26149 <Param type="u" size="1" valtype="RF_Calibrations">
26150 <Name>Calibration #31</Name>
26151 <Default>255</Default>
26152 <Desc>Calibrations order</Desc>
26153 </Param>
26154 <Param type="u" size="1" valtype="RF_Calibrations">
26155 <Name>Calibration #32</Name>
26156 <Default>255</Default>
26157 <Desc>Calibrations order</Desc>
26158 </Param>
26159 <Param type="u" size="4" >
26160 <Name>Reserved</Name>
26161 <Default>0</Default>
26162 <Desc>Reserved</Desc>
26163 </Param>
26164 <Param type="R">
26165 <Name>HCI_Command_Complete_Event</Name>
26166 <Default />
26167 <Desc />
26168 </Param>
26169</Command>
26170
26171<!-- ================================================================== -->
26172<Command name="ACL Macroes" type="gb" />
26173<!-- ================================================================== -->
26174<Command name="HCI_ACL_Data" type="cc">
26175 <Cat>Spec 1.1</Cat>
26176
26177 <Macro><![CDATA[
26178 _handle_ = %1
26179 _text_ = %2
26180 _bdry_ = %3
26181 _brdcst_ = %4
26182
26183 _size_ = size(_text_)
26184
26185 _handle_ |= (((_bdry_ & 3)<<12) | ((_brdcst_ & 3) << 14))
26186
26187 _data_ = todata(2, 1)
26188 _data_ += todata(_handle_, 2)
26189
26190 if (g_bACL_L2CAP) then
26191 _data_ += todata(_size_, 2)
26192 _data_ += _text_
26193 else
26194 _data_ += todata(_size_+4, 2)
26195 _data_ += todata(_size_, 2)
26196 _data_ += todata(0xDAD1, 2)
26197 _data_ += _text_
26198 end if
26199
26200 WritePort _data_
26201
26202]]></Macro>
26203
26204 <Param type="h" size="2" bits="12" label="handle">
26205 <Name>Connection Handle</Name>
26206 <Default>Handle</Default>
26207 <Desc />
26208 </Param>
26209 <Param type="s" label="data">
26210 <Name>Text</Name>
26211 <Default>"Hello World"</Default>
26212 <Desc />
26213 </Param>
26214 <Param type="u" size="2" bits="2" valtype="BoundaryPacketTypes">
26215 <Name>Boundary</Name>
26216 <Default>0x02</Default>
26217 <Desc>0-Start Non-Flushable 1-Continuation 2-Start Flushable</Desc>
26218 </Param>
26219 <Param type="u" size="2" bits="2" valtype="BroadcastTypes">
26220 <Name>Broadcast flag</Name>
26221 <Default>0x00</Default>
26222 <Desc>0-No broadcast 1-active 2-all</Desc>
26223 </Param>
26224</Command>
26225
26226<Command name="HCI_ACL_Data_Event" type="ce">
26227 <Cat>Spec 1.1</Cat>
26228
26229 <Macro><![CDATA[
26230 _timeout_ = %1
26231 _handle_ = %2
26232 _bdry_ = %3
26233 _text_ = %4
26234 _brdcst_ = %5
26235
26236 _size_ = size(_text_)
26237
26238 Wait_HCI_ACL_Packet_Event _timeout_, _handle_, _bdry_, _brdcst_, &_data_
26239
26240 if (!g_bACL_L2CAP) then
26241 # discard the L2CAP part
26242 _data_ = mid(_data_, 4)
26243 end if
26244
26245 if 0 != strcomp(_text_, _data_) then
26246 Fail "Text mismatch. Expected: \"%s\", Got: \"%s\"", _text_, str(_data_)
26247 end if
26248
26249]]></Macro>
26250
26251 <Param type="t">
26252 <Name>Timeout</Name>
26253 <Default>5000</Default>
26254 <Desc>Time in msec</Desc>
26255 </Param>
26256 <Param type="u">
26257 <Name>Connection Handle</Name>
26258 <Default>Handle</Default>
26259 <Desc />
26260 </Param>
26261 <Param type="u" valtype="BoundaryTypes">
26262 <Name>Boundary</Name>
26263 <Default>0x02</Default>
26264 <Desc>0-Start Non-Flushable 1-Continuation 2-Start Flushable</Desc>
26265 </Param>
26266 <Param type="s">
26267 <Name>Data</Name>
26268 <Default>"Hello World"</Default>
26269 <Desc />
26270 </Param>
26271 <Param type="u" size="1" valtype="BroadcastTypes">
26272 <Name>Broadcast flag</Name>
26273 <Default>0x00</Default>
26274 <Desc>0-No broadcast 1-active 2-all</Desc>
26275 </Param>
26276</Command>
26277
26278<Command name="HCI_L2CAP_Packet_Data" type="sc" prop="h">
26279 <Cat>Spec 1.1</Cat>
26280
26281 <Macro><![CDATA[
26282 _handle_ = %1
26283 _cid_ = %2
26284 _data_ = %3
26285 _brdcst_ = %4
26286
26287 # Only on init
26288 if _acl_size_ > 0 && _acl_count_ > 0 then
26289 # Already set, Do nothing
26290 else
26291 _acl_size_ = 0
26292 _acl_count_ = 0
26293 _acl_available_ = 0
26294 end if
26295
26296 # Make sure we have the size of ACL packets and the buffers count
26297 if _acl_size_ == 0 || _acl_count_ == 0 then
26298 Send_HCI_Read_Buffer_Size
26299 Wait_HCI_Command_Complete_Read_Buffer_Size_Event 5000, any, HCI_Read_Buffer_Size, 0, &_acl_size_, any, &_acl_count_, any
26300 end if
26301
26302 # If still no information the error
26303 if _acl_size_ == 0 || _acl_count_ == 0 then
26304 Fail "ACL Buffer Size Error"
26305 end if
26306
26307 _acl_available_ = _acl_count_
26308
26309 # Create the whole payload (to be splited later for each ACL
26310 _data_ = todata(size(_data_), 2) + todata(_cid_,2) + todata(_data_)
26311 _size_ = size(_data_)
26312
26313 _pos_ = 0
26314 _segment_ = _acl_size_
26315
26316 if _segment_ > 0 then
26317 while _pos_ < _size_
26318
26319 # Loop on all free buffers available
26320 while _pos_ < _size_ && _acl_available_ > 0
26321 abPayload = mid(_data_, _pos_, _segment_)
26322 Send_HCI_ACL_Packet _handle_, _pos_==0 ? 2 : 1, _brdcst_, todata(abPayload)
26323 _pos_ += _segment_
26324 _acl_available_--
26325 wend
26326
26327 Wait_HCI_Number_Of_Completed_Packets_Event 45000, 0x01, _handle_, &_freed_
26328 _acl_available_ += _freed_
26329 wend
26330
26331 # Wait for all completed events that still need to come up
26332 while _acl_available_ < _acl_count_
26333 Wait_HCI_Number_Of_Completed_Packets_Event 45000, 0x01, _handle_, &_freed_
26334 _acl_available_ += _freed_
26335 wend
26336 end if
26337]]></Macro>
26338
26339 <Param type="u">
26340 <Name>Connection Handle</Name>
26341 <Default>Handle</Default>
26342 <Desc />
26343 </Param>
26344 <Param type="u">
26345 <Name>CID</Name>
26346 <Default>0xDAD1</Default>
26347 <Desc />
26348 </Param>
26349 <Param type="x">
26350 <Name>Data</Name>
26351 <Default>"Hello World"</Default>
26352 <Desc />
26353 </Param>
26354 <Param type="u" valtype="BroadcastTypes">
26355 <Name>Broadcast flag</Name>
26356 <Default>0x00</Default>
26357 <Desc>0-No broadcast 1-active 2-all</Desc>
26358 </Param>
26359</Command>
26360
26361<Command name="HCI_L2CAP_Packet" type="sc">
26362 <Cat>Spec 1.1</Cat>
26363
26364 <Macro><![CDATA[
26365 _handle_ = %1
26366 _cid_ = %2
26367 _data_ = %3
26368 _brdcst_ = %4
26369
26370 # Only on init
26371 if _acl_size_ > 0 && _acl_count_ > 0 then
26372 # Already set, Do nothing
26373 else
26374 _acl_size_ = 0
26375 _acl_count_ = 0
26376 _acl_available_ = 0
26377 end if
26378
26379 # Make sure we have the size of ACL packets and the buffers count
26380 if _acl_size_ == 0 || _acl_count_ == 0 then
26381 Send_HCI_Read_Buffer_Size
26382 Wait_HCI_Command_Complete_Read_Buffer_Size_Event 5000, any, HCI_Read_Buffer_Size, 0, &_acl_size_, any, &_acl_count_, any
26383 end if
26384
26385 # If still no information the error
26386 if _acl_size_ == 0 || _acl_count_ == 0 then
26387 Fail "ACL Buffer Size Error"
26388 end if
26389
26390 _acl_available_ = _acl_count_
26391
26392 # Create the whole payload (to be splited later for each ACL
26393 _data_ = todata(size(_data_)+1, 2) + todata(_cid_,2) + todata(_data_) + todata(0, 1)
26394 _size_ = size(_data_)
26395
26396 _pos_ = 0
26397 _segment_ = _acl_size_
26398
26399 if _segment_ > 0 then
26400 while _pos_ < _size_
26401
26402 # Loop on all free buffers available
26403 while _pos_ < _size_ && _acl_available_ > 0
26404 abPayload = mid(_data_, _pos_, _segment_)
26405 Send_HCI_ACL_Packet _handle_, _pos_==0 ? 2 : 1, _brdcst_, todata(abPayload)
26406 _pos_ += _segment_
26407 _acl_available_--
26408 wend
26409
26410 Wait_HCI_Number_Of_Completed_Packets_Event 45000, 0x01, _handle_, &_freed_
26411 _acl_available_ += _freed_
26412 wend
26413
26414 # Wait for all completed events that still need to come up
26415 while _acl_available_ < _acl_count_
26416 Wait_HCI_Number_Of_Completed_Packets_Event 45000, 0x01, _handle_, &_freed_
26417 _acl_available_ += _freed_
26418 wend
26419 end if
26420]]></Macro>
26421
26422 <Param type="u">
26423 <Name>Connection Handle</Name>
26424 <Default>Handle</Default>
26425 <Desc />
26426 </Param>
26427 <Param type="u">
26428 <Name>CID</Name>
26429 <Default>0xDAD1</Default>
26430 <Desc />
26431 </Param>
26432 <Param type="s">
26433 <Name>Text</Name>
26434 <Default>"Hello World"</Default>
26435 <Desc />
26436 </Param>
26437 <Param type="u" valtype="BroadcastTypes">
26438 <Name>Broadcast flag</Name>
26439 <Default>0x00</Default>
26440 <Desc>0-No broadcast 1-active 2-all</Desc>
26441 </Param>
26442</Command>
26443
26444<Command name="HCI_L2CAP_Packet_Event" type="se">
26445 <Cat>Spec 1.1</Cat>
26446
26447 <Macro><![CDATA[
26448 _timeout_ = %1
26449 _handle_ = %2
26450 _cid_ = %3
26451 _text_ = %4
26452
26453 _size_ = size(_text_)
26454 _got_ = 0
26455
26456 while _got_ < _size_
26457 Wait_HCI_ACL_Packet_Event _timeout_, _handle_, _got_==0 ? 2 : 1, any, &_data_
26458
26459 if (_got_==0) then
26460
26461 # Match CID
26462 _cidin_ = val(mid(_data_, 2, 2))
26463 if _cid_ != _cidin_ then
26464 Fail "CID mismatch. Expected: 0x%04x, Got: 0x%04x", _cid_, _cidin_
26465 end if
26466
26467 _whole_ = mid(_data_, 4)
26468 _got_ += size(_data_) - 4
26469
26470 else
26471
26472 _whole_ += _data_
26473 _got_ += size(_data_)
26474
26475 end if
26476
26477 wend
26478
26479 # Match text
26480 if 0 != strcomp(_text_, _whole_) then
26481 Fail "Text mismatch. Expected: \"%s\", Got: \"%s\"", _text_, str(_whole_)
26482 end if
26483
26484]]></Macro>
26485
26486 <Param type="t">
26487 <Name>Timeout</Name>
26488 <Default>5000</Default>
26489 <Desc>Time in msec to wait for the event</Desc>
26490 </Param>
26491 <Param type="u">
26492 <Name>Connection Handle</Name>
26493 <Default>Handle</Default>
26494 <Desc />
26495 </Param>
26496 <Param type="u">
26497 <Name>CID</Name>
26498 <Default>0xDAD1</Default>
26499 <Desc />
26500 </Param>
26501 <Param type="s">
26502 <Name>Text</Name>
26503 <Default>"Hello World"</Default>
26504 <Desc />
26505 </Param>
26506</Command>
26507
26508<Command name="HCI_ACL_Data_Types" type="sc">
26509 <Cat>Spec 1.1</Cat>
26510
26511 <Macro><![CDATA[
26512 _handle_ = %1
26513 _type_ = %2
26514 _path_ = %3
26515 _bdry_ = %4
26516 _brdcst_ = %5
26517 _fmt_ = %6
26518
26519 If _type_==1 Then
26520 Send_HCI_ACL_L2CAP_Text _handle_, _bdry_, _brdcst_, 0xDad1, _path_
26521 Else
26522 # Extract the file name without the path
26523 _pos_ = InStrRev(_path_, "\\")
26524
26525 if (_pos_ >= 0) then
26526 _name_ = mid(_path_, _pos_+1)
26527 else
26528 _name_ = _path_
26529 end if
26530
26531 if _fmt_==2 then
26532 LoadFile _FileData_, _path_
26533 _size_ = size(_FileData_)
26534 Send_HCI_L2CAP_Packet_Data _handle_, 0xDA00, todata(_name_) + todata(0, 1) + _FileData_, _brdcst_
26535 else
26536 # Only on init
26537 if _acl_size_ > 0 && _acl_count_ > 0 then
26538 # Already set, Do nothing
26539 else
26540 _acl_size_ = 0
26541 _acl_count_ = 0
26542 _acl_available_ = 0
26543 end if
26544
26545 # Make sure we have the size of ACL packets and the buffers count
26546 if _acl_size_ == 0 || _acl_count_ == 0 then
26547 Send_HCI_Read_Buffer_Size
26548 Wait_HCI_Command_Complete_Read_Buffer_Size_Event 5000, any, HCI_Read_Buffer_Size, 0, &_acl_size_, any, &_acl_count_, any
26549 end if
26550
26551 # If still no information the error
26552 if _acl_size_ == 0 || _acl_count_ == 0 then
26553 Fail "ACL Buffer Size Error"
26554 end if
26555
26556 _acl_available_ = _acl_count_
26557
26558 ##############################
26559 # Write Header
26560 ##############################
26561
26562 LoadFile _FileData_, _path_
26563
26564 _size_ = size(_FileData_)
26565 abHeaderData = todata(_size_, 4) + todata(_name_) + todata(0, 1)
26566
26567 Send_HCI_ACL_L2CAP_Data _handle_, _bdry_, _brdcst_, 0xDada, abHeaderData
26568
26569 _acl_available_--
26570 _pos_ = 0
26571 _segment_ = _acl_size_ - 4
26572
26573 if _segment_ > 0 then
26574 while _pos_ < _size_
26575
26576 # Loop on all free buffers available
26577 while _pos_ < _size_ && _acl_available_ > 0
26578 abPayload = mid(_FileData_, _pos_, _segment_)
26579 Send_HCI_ACL_L2CAP_Data _handle_, _bdry_, _brdcst_, 0xDada, abPayload
26580 _pos_ += _segment_
26581 _acl_available_--
26582 wend
26583
26584 Wait_HCI_Number_Of_Completed_Packets_Event 45000, 0x01, _handle_, &_freed_
26585 _acl_available_ += _freed_
26586 WEnd
26587
26588 # Wait for all completed events that still need to come up
26589 while _acl_available_ < _acl_count_
26590 Wait_HCI_Number_Of_Completed_Packets_Event 45000, 0x01, _handle_, &_freed_
26591 _acl_available_ += _freed_
26592 WEnd
26593 End If
26594 End If
26595 End If
26596]]></Macro>
26597
26598 <Param type="u">
26599 <Name>Connection Handle</Name>
26600 <Default>Handle</Default>
26601 <Desc />
26602 </Param>
26603 <Param type="u" valtype="ACLSendType" label="type">
26604 <Name>Type</Name>
26605 <Default>0</Default>
26606 <Desc />
26607 </Param>
26608 <Param type="s" cond="type==0">
26609 <Name>File Path</Name>
26610 <Default>""</Default>
26611 <Desc />
26612 </Param>
26613 <Param type="s" cond="type!=0">
26614 <Name>Text</Name>
26615 <Default>"Hello World"</Default>
26616 <Desc />
26617 </Param>
26618 <Param type="u" valtype="BoundaryTypes">
26619 <Name>Boundary</Name>
26620 <Default>0x02</Default>
26621 <Desc>1-Continuation 2-Start</Desc>
26622 </Param>
26623 <Param type="u" valtype="BroadcastTypes">
26624 <Name>Broadcast flag</Name>
26625 <Default>0x00</Default>
26626 <Desc>0-No broadcast 1-active 2-all</Desc>
26627 </Param>
26628 <Param type="u" valtype="L2CAPFmt">
26629 <Name>Format</Name>
26630 <Default>0x00</Default>
26631 <Desc>0-UPF 1-HCICommander 2-L2CAP</Desc>
26632 </Param>
26633</Command>
26634
26635<!-- ================================================================== -->
26636<Command name="DOT events" type="gb" />
26637<!-- ================================================================== -->
26638
26639<Command name="DOT_STT_Data_Event" type="DOT_STT_Event" opcode="0x0001">
26640 <Param type="t">
26641 <Name>Timeout</Name>
26642 <Default>5000</Default>
26643 <Desc>Time in msec to wait for the event</Desc>
26644 </Param>
26645 <Param type="o" size="2">
26646 <Name>Opcode</Name>
26647 <Default>0x01</Default>
26648 <Desc>get statistics string</Desc>
26649 </Param>
26650 <Param type="s" size="30">
26651 <Name>handle</Name>
26652 <Default />
26653 <Desc />
26654 </Param>
26655 <Param type="s" size="30">
26656 <Name>TX rate (bit/sec)</Name>
26657 <Default />
26658 <Desc />
26659 </Param>
26660 <Param type="s" size="30">
26661 <Name>RX rate (bit/sec)</Name>
26662 <Default />
26663 <Desc />
26664 </Param>
26665 <Param type="s" size="30">
26666 <Name>TX packets (Since prv msg)</Name>
26667 <Default />
26668 <Desc />
26669 </Param>
26670 <Param type="s" size="30">
26671 <Name>RX packets (Since prv msg)</Name>
26672 <Default />
26673 <Desc />
26674 </Param>
26675 <Param type="s" size="30">
26676 <Name>RX ERR packets (Since prv msg)</Name>
26677 <Default />
26678 <Desc />
26679 </Param>
26680 <Param type="s" size="75">
26681 <Name>notes</Name>
26682 <Default />
26683 <Desc />
26684 </Param>
26685</Command>
26686
26687<Command name="DOT_STT_Assert_Event" type="DOT_STT_Event" opcode="0x0002">
26688 <Param type="t">
26689 <Name>Timeout</Name>
26690 <Default>5000</Default>
26691 <Desc>Time in msec to wait for the event</Desc>
26692 </Param>
26693 <Param type="o" size="2">
26694 <Name>Opcode</Name>
26695 <Default>0x02</Default>
26696 <Desc>assert</Desc>
26697 </Param>
26698 <Param type="s" size="80">
26699 <Name>ASSERT</Name>
26700 <Default />
26701 <Desc />
26702 </Param>
26703 <Param type="s" size="80">
26704 <Name>File</Name>
26705 <Default />
26706 <Desc />
26707 </Param>
26708 <Param type="u" size="4">
26709 <Name>Line</Name>
26710 <Default />
26711 <Desc />
26712 </Param>
26713 <Param type="u" size="4">
26714 <Name>Var</Name>
26715 <Default />
26716 <Desc />
26717 </Param>
26718 <Param type="s" size="87">
26719 <Name>File</Name>
26720 <Default />
26721 <Desc>Fill</Desc>
26722 </Param>
26723</Command>
26724
26725<Command name="DOT_DBG_String_Event" type="DOT_Dbg_Event" opcode="0x0001">
26726 <Param type="t">
26727 <Name>Timeout</Name>
26728 <Default>5000</Default>
26729 <Desc>Time in msec to wait for the event</Desc>
26730 </Param>
26731 <Param type="o" size="2">
26732 <Name>Opcode</Name>
26733 <Default>0x01</Default>
26734 <Desc>get debug string</Desc>
26735 </Param>
26736 <Param type="u" size="4">
26737 <Name>data</Name>
26738 <Default />
26739 <Desc />
26740 </Param>
26741 <Param type="s" size="251">
26742 <Name>string</Name>
26743 <Default />
26744 <Desc />
26745 </Param>
26746</Command>
26747
26748<Command name="DOT_DBG_String2_Event" type="DOT_Dbg_Event" opcode="0x0004">
26749 <Param type="t">
26750 <Name>Timeout</Name>
26751 <Default>5000</Default>
26752 <Desc>Time in msec to wait for the event</Desc>
26753 </Param>
26754 <Param type="o" size="2">
26755 <Name>Opcode</Name>
26756 <Default>0x04</Default>
26757 <Desc>get debug string</Desc>
26758 </Param>
26759 <Param type="u" size="4">
26760 <Name>data</Name>
26761 <Default />
26762 <Desc />
26763 </Param>
26764 <Param type="s" size="11">
26765 <Name>string</Name>
26766 <Default />
26767 <Desc />
26768 </Param>
26769</Command>
26770
26771<Command name="DOT_DBG_Assert_Event" type="DOT_Dbg_Event" opcode="0x0002">
26772 <Param type="t">
26773 <Name>Timeout</Name>
26774 <Default>5000</Default>
26775 <Desc>Time in msec to wait for the event</Desc>
26776 </Param>
26777 <Param type="o" size="2">
26778 <Name>Opcode</Name>
26779 <Default>0x02</Default>
26780 <Desc>assert</Desc>
26781 </Param>
26782 <Param type="s" size="80">
26783 <Name>ASSERT</Name>
26784 <Default />
26785 <Desc />
26786 </Param>
26787 <Param type="s" size="80">
26788 <Name>File</Name>
26789 <Default />
26790 <Desc />
26791 </Param>
26792 <Param type="u" size="4">
26793 <Name>Line</Name>
26794 <Default />
26795 <Desc />
26796 </Param>
26797 <Param type="u" size="4">
26798 <Name>Var</Name>
26799 <Default />
26800 <Desc />
26801 </Param>
26802</Command>
26803
26804<Command name="DOT_DBG_Response_Event" type="DOT_Dbg_Event" opcode="0x0003">
26805 <Param type="t">
26806 <Name>Timeout</Name>
26807 <Default>5000</Default>
26808 <Desc>Time in msec to wait for the event</Desc>
26809 </Param>
26810 <Param type="o" size="2">
26811 <Name>Opcode</Name>
26812 <Default>0x03</Default>
26813 <Desc>response</Desc>
26814 </Param>
26815 <Param type="u" size="4" valtype="Status">
26816 <Name>Status</Name>
26817 <Default>0</Default>
26818 <Desc />
26819 </Param>
26820 <Param type="s" size="80">
26821 <Name> </Name>
26822 <Default>any</Default>
26823 <Desc />
26824 </Param>
26825 <Param type="s" size="171">
26826 <Name></Name>
26827 <Default>any</Default>
26828 <Desc>Fill</Desc>
26829 </Param>
26830</Command>
26831
26832<Command name="DOT_DBG_Data_Event" type="DOT_Dbg_Event" opcode="0x0005">
26833 <Param type="t">
26834 <Name>Timeout</Name>
26835 <Default>5000</Default>
26836 <Desc>Time in msec to wait for the event</Desc>
26837 </Param>
26838 <Param type="o" size="2">
26839 <Name>Opcode</Name>
26840 <Default>0x05</Default>
26841 <Desc>get statistics string</Desc>
26842 </Param>
26843 <Param type="s" size="30">
26844 <Name>handle</Name>
26845 <Default />
26846 <Desc />
26847 </Param>
26848 <Param type="s" size="30">
26849 <Name>TX rate (bit/sec)</Name>
26850 <Default />
26851 <Desc />
26852 </Param>
26853 <Param type="s" size="30">
26854 <Name>RX rate (bit/sec)</Name>
26855 <Default />
26856 <Desc />
26857 </Param>
26858 <Param type="s" size="30">
26859 <Name>TX packets (Since prv msg)</Name>
26860 <Default />
26861 <Desc />
26862 </Param>
26863 <Param type="s" size="30">
26864 <Name>RX packets (Since prv msg)</Name>
26865 <Default />
26866 <Desc />
26867 </Param>
26868 <Param type="s" size="30">
26869 <Name>RX ERR packets (Since prv msg)</Name>
26870 <Default />
26871 <Desc />
26872 </Param>
26873 <Param type="s" size="75">
26874 <Name>notes</Name>
26875 <Default />
26876 <Desc />
26877 </Param>
26878</Command>
26879
26880<!-- ================================================================== -->
26881<Command name="DOT Commands" type="gb" />
26882<!-- ================================================================== -->
26883
26884<Command name="DOT_General" type="dc" opcode="0x0001">
26885 <Param type="u" size="1" prop="h">
26886 <Name>Layer</Name>
26887 <Value>0xF0</Value>
26888 </Param>
26889 <Param type="u" size="2">
26890 <Name>Opcode</Name>
26891 <Value>0x0001</Value>
26892 <Desc>General</Desc>
26893 </Param>
26894 <Param type="u" size="1" prop="h">
26895 <Name>Length</Name>
26896 <Value>0x04</Value>
26897 </Param>
26898 <Param type="u" size="4">
26899 <Name>Baud rate</Name>
26900 <Default>0 </Default>
26901 <Desc>0=low=115.2kbps, 1=high= either 921.6kbps or 1000kbps, or type the baudrate directly.</Desc>
26902 </Param>
26903 <Param type="R">
26904 <Name>DOT_DBG_Response_Event</Name>
26905 <Default />
26906 <Desc />
26907 </Param>
26908</Command>
26909
26910<Command name="DOT_Reset_&amp;_Negotiation" type="dc" opcode="0x0002">
26911 <Param type="u" size="1" prop="h">
26912 <Name>Layer</Name>
26913 <Value>0xF0</Value>
26914 </Param>
26915 <Param type="u" size="2">
26916 <Name>Opcode</Name>
26917 <Value>0x0002</Value>
26918 <Desc></Desc>
26919 </Param>
26920 <Param type="u" size="1" prop="h">
26921 <Name>Length</Name>
26922 <Value>0x24</Value>
26923 </Param>
26924 <Param type="u" size="4">
26925 <Name>Reset BT now, Init baudrate</Name>
26926 <Default>0</Default>
26927 <Desc>0 = Don't Reset, baudtare = FREF/320,
26928 1 = Reset BT, baudtare = FREF/320,
26929 2 = Don't Reset, baudtare = 115200,
26930 3 = Reset BT, baudtare = 115200
26931 </Desc>
26932 </Param>
26933 <Param type="u" size="4">
26934 <Name>Start Negotiation now</Name>
26935 <Default>1</Default>
26936 <Desc>0= No 1= Yes </Desc>
26937 </Param>
26938 <Param type="u" size="4">
26939 <Name>Flow control </Name>
26940 <Default>0</Default>
26941 <Desc>0= Byte wise, 1= Reserved (Packet wise - Not Supported), 0x0002-0xFFFE = segmentation (segment size in bytes)</Desc>
26942 </Param>
26943 <Param type="u" size="4">
26944 <Name>Clock of BT device </Name>
26945 <Default>13000000</Default>
26946 <Desc>Hz</Desc>
26947 </Param>
26948 <Param type="u" size="4">
26949 <Name>Baud rate </Name>
26950 <Default>0</Default>
26951 <Desc>0=low=115.2kbps, 1=high= either 921.6kbps or 1000kbps, or type the baudrate directly.</Desc>
26952 </Param>
26953 <Param type="u" size="4">
26954 <Name>Palau spec 3.0</Name>
26955 <Default>1</Default>
26956 <Desc>0=old spec, 1=new (16-bit align, new negotiation, Etc.)</Desc>
26957 </Param>
26958 <Param type="u" size="4">
26959 <Name>Reserved (RTS pulse width)</Name>
26960 <Default>0</Default>
26961 <Desc>Minumum width of RTS pulse in packet wise (T5)</Desc>
26962 </Param>
26963 <Param type="u" size="4">
26964 <Name>Enable Deep sleep after negotiation</Name>
26965 <Default>1</Default>
26966 <Desc>0=Keep previous (Enb/Dis), 1=Enable, 2=Disable deep sleep after negotiation</Desc>
26967 </Param>
26968 <Param type="u" size="4">
26969 <Name>Padding needed </Name>
26970 <Default>0</Default>
26971 <Desc>0= No 1= Yes </Desc>
26972 </Param>
26973 <Param type="R">
26974 <Name>DOT_DBG_Response_Event</Name>
26975 <Default />
26976 <Desc />
26977 </Param>
26978</Command>
26979
26980<Command name="DOT_Data_Generation_Configuration" type="dc" opcode="0x0003">
26981 <Param type="u" size="1" prop="h">
26982 <Name>Layer</Name>
26983 <Value>0xF0</Value>
26984 </Param>
26985 <Param type="u" size="2">
26986 <Name>Opcode</Name>
26987 <Value>0x0003</Value>
26988 <Desc>Data Generation Configuration</Desc>
26989 </Param>
26990 <Param type="u" size="1" prop="h">
26991 <Name>Length</Name>
26992 <Value>0x18</Value>
26993 </Param>
26994 <Param type="u" size="4">
26995 <Name>Period of statistic message</Name>
26996 <Default>20 </Default>
26997 <Desc>Sec.</Desc>
26998 </Param>
26999 <Param type="u" size="4">
27000 <Name>Send ACL Data packets to host</Name>
27001 <Default>0 </Default>
27002 <Desc>0=No 1=Yes</Desc>
27003 </Param>
27004 <Param type="u" size="4">
27005 <Name>Order of packets</Name>
27006 <Default>0 </Default>
27007 <Desc>(Not supported) 0=Cyclic 1=Random. For 2 or more connections</Desc>
27008 </Param>
27009 <Param type="u" size="4">
27010 <Name>Read Buffer size</Name>
27011 <Default>0 </Default>
27012 <Desc>0=DOT sends the command, Else=Buffer size of BT</Desc>
27013 </Param>
27014 <Param type="u" size="4">
27015 <Name>Context of packets</Name>
27016 <Default>0 </Default>
27017 <Desc>0=Incremental data, 1=All bytes are zero</Desc>
27018 </Param>
27019 <Param type="u" size="4">
27020 <Name>ThreshHold for statistics</Name>
27021 <Default>0 </Default>
27022 <Desc>0=STT_Event only, 1 and above= DBG_Event</Desc>
27023 </Param>
27024 <Param type="R">
27025 <Name>DOT_DBG_Response_Event</Name>
27026 <Default />
27027 <Desc />
27028 </Param>
27029</Command>
27030
27031<Command name="DOT_Host_Flow_Control" type="dc" opcode="0x0004">
27032 <Param type="u" size="1" prop="h">
27033 <Name>Layer</Name>
27034 <Value>0xF0</Value>
27035 </Param>
27036 <Param type="u" size="2">
27037 <Name>Opcode</Name>
27038 <Value>0x0004</Value>
27039 <Desc>TBD, Host flow Control</Desc>
27040 </Param>
27041 <Param type="u" size="1" prop="h">
27042 <Name>Length</Name>
27043 <Value>0x20</Value>
27044 </Param>
27045 <Param type="u" size="4">
27046 <Name>Enable</Name>
27047 <Default>1 </Default>
27048 <Desc />
27049 </Param>
27050 <Param type="u" size="4">
27051 <Name>Number of host ACL buffers</Name>
27052 <Default>5 </Default>
27053 <Desc>0..20</Desc>
27054 </Param>
27055 <Param type="u" size="4">
27056 <Name>Host packet size </Name>
27057 <Default>100 </Default>
27058 <Desc>0..65535</Desc>
27059 </Param>
27060 <Param type="u" size="4">
27061 <Name>Threshold, for host_num.. </Name>
27062 <Default>4 </Default>
27063 <Desc>1..20, minimum number of ACL packets</Desc>
27064 </Param>
27065 <Param type="u" size="4">
27066 <Name>Timeout to send host_num..</Name>
27067 <Default>2000 </Default>
27068 <Desc>ms, 10..10000, if threhold didn't happen</Desc>
27069 </Param>
27070 <Param type="u" size="4">
27071 <Name>Algorithm to choose handle</Name>
27072 <Default>0 </Default>
27073 <Desc>0=Recived handle, 1=Round Robin</Desc>
27074 </Param>
27075 <Param type="u" size="4">
27076 <Name>Time between commands </Name>
27077 <Default>0 </Default>
27078 <Desc>Not supported</Desc>
27079 </Param>
27080 <Param type="u" size="4">
27081 <Name>Burst of commands </Name>
27082 <Default>0 </Default>
27083 <Desc>0=Normal, 1=Dot trys to send burst of commands</Desc>
27084 </Param>
27085 <Param type="R">
27086 <Name>DOT_DBG_Response_Event </Name>
27087 <Default />
27088 <Desc />
27089 </Param>
27090</Command>
27091
27092<Command name="DOT_Deep_Sleep" type="dc" opcode="0x0006">
27093 <Param type="u" size="1" prop="h">
27094 <Name>Layer</Name>
27095 <Value>0xF0</Value>
27096 </Param>
27097 <Param type="u" size="2">
27098 <Name>Opcode</Name>
27099 <Value>0x0006</Value>
27100 <Desc>Deep Sleep (Nokia Only)</Desc>
27101 </Param>
27102 <Param type="u" size="1" prop="h">
27103 <Name>Length</Name>
27104 <Value>0x10</Value>
27105 </Param>
27106 <Param type="u" size="4">
27107 <Name>Enable deep sleep </Name>
27108 <Default>1 </Default>
27109 <Desc>0=Disable 1=Enable</Desc>
27110 </Param>
27111 <Param type="u" size="4">
27112 <Name>Minimum sleep time</Name>
27113 <Default>0 </Default>
27114 <Desc>ms, Minimum low time for BT_WAKEUP signal.</Desc>
27115 </Param>
27116 <Param type="u" size="4">
27117 <Name>Minimum awake time</Name>
27118 <Default>0 </Default>
27119 <Desc>ms, Minimum high time for BT_WAKEUP signal.</Desc>
27120 </Param>
27121 <Param type="u" size="4">
27122 <Name>Wait for cts before rising bt wakeup</Name>
27123 <Default>0</Default>
27124 <Desc>0=Drop and Immediate raise of BT wakeup is Alowed. 1=After Droping the bt_wakeup, Wait for RTS.</Desc>
27125 </Param>
27126 <Param type="R">
27127 <Name>DOT_DBG_Response_Event</Name>
27128 <Default />
27129 <Desc />
27130 </Param>
27131</Command>
27132
27133<Command name="DOT_Deep_Sleep_Motorola" type="dc" opcode="0x001B">
27134 <Param type="u" size="1" prop="h">
27135 <Name>Layer</Name>
27136 <Value>0xF0</Value>
27137 </Param>
27138 <Param type="u" size="2">
27139 <Name>Opcode</Name>
27140 <Value>0x001B</Value>
27141 <Desc>Deep Sleep (Motorola Only)</Desc>
27142 </Param>
27143 <Param type="u" size="1" prop="h">
27144 <Name>Length</Name>
27145 <Value>0x14</Value>
27146 </Param>
27147 <Param type="u" size="4">
27148 <Name>Enable deep sleep </Name>
27149 <Default>1 </Default>
27150 <Desc>0=Disable 1=Enable</Desc>
27151 </Param>
27152 <Param type="u" size="4">
27153 <Name>Minimum sleep time</Name>
27154 <Default>0 </Default>
27155 <Desc>ms, Minimum deassert time for BT_WAKE signal.</Desc>
27156 </Param>
27157 <Param type="u" size="4">
27158 <Name>Minimum awake time</Name>
27159 <Default>0 </Default>
27160 <Desc>ms, Minimum assert time for BT_WAKE signal.</Desc>
27161 </Param>
27162 <Param type="u" size="4">
27163 <Name>Polarity of BT_WAKE signal</Name>
27164 <Default>0</Default>
27165 <Desc>0=active low, 1=active high.</Desc>
27166 </Param>
27167 <Param type="u" size="4">
27168 <Name>Polarity of HOST_WAKE signal</Name>
27169 <Default>0</Default>
27170 <Desc>0=active low, 1=active high.</Desc>
27171 </Param>
27172 <Param type="R">
27173 <Name>DOT_DBG_Response_Event</Name>
27174 <Default />
27175 <Desc />
27176 </Param>
27177</Command>
27178
27179<Command name="DOT_Deep_Sleep_HCILL" type="dc" opcode="0x0010">
27180 <Param type="u" size="1" prop="h">
27181 <Name>Layer</Name>
27182 <Value>0xF0</Value>
27183 </Param>
27184 <Param type="u" size="2">
27185 <Name>Opcode</Name>
27186 <Value>0x0010</Value>
27187 <Desc>Deep Sleep</Desc>
27188 </Param>
27189 <Param type="u" size="1" prop="h">
27190 <Name>Length</Name>
27191 <Value>0x1C</Value>
27192 </Param>
27193 <Param type="u" size="4">
27194 <Name>Enable and Protocol</Name>
27195 <Default>2 </Default>
27196 <Desc>0=Disable, 2=HCILL</Desc>
27197 </Param>
27198 <Param type="u" size="4">
27199 <Name>Just Sleep Time range1</Name>
27200 <Default>0 </Default>
27201 <Desc>ms, Minimum low time for BT_WAKEUP signal. Random LOWER range</Desc>
27202 </Param>
27203 <Param type="u" size="4">
27204 <Name>Just Sleep Time range2</Name>
27205 <Default>100 </Default>
27206 <Desc>ms, Minimum low time for BT_WAKEUP signal. Random UPPER range</Desc>
27207 </Param>
27208 <Param type="u" size="4">
27209 <Name>Just Wake Time range1</Name>
27210 <Default>0 </Default>
27211 <Desc>ms, Minimum high time for BT_WAKEUP signal. Random LOWER range</Desc>
27212 </Param>
27213 <Param type="u" size="4">
27214 <Name>Just Wake Time range2</Name>
27215 <Default>100 </Default>
27216 <Desc>ms, Minimum high time for BT_WAKEUP signal. Random UPPER range</Desc>
27217 </Param>
27218 <Param type="u" size="4">
27219 <Name>Delay before Wakeup Ack</Name>
27220 <Default>0 </Default>
27221 <Desc>ms</Desc>
27222 </Param>
27223 <Param type="u" size="4">
27224 <Name>Delay before Sleep Ack</Name>
27225 <Default>0 </Default>
27226 <Desc>ms</Desc>
27227 </Param>
27228 <Param type="R">
27229 <Name>DOT_DBG_Response_Event</Name>
27230 <Default />
27231 <Desc />
27232 </Param>
27233</Command>
27234
27235<Command name="DOT_Deep_Sleep_EMP" type="dc" opcode="0x0039">
27236 <Param type="u" size="1" prop="h">
27237 <Name>Layer</Name>
27238 <Value>0xF0</Value>
27239 </Param>
27240 <Param type="u" size="2">
27241 <Name>Opcode</Name>
27242 <Value>0x0039</Value>
27243 <Desc>Deep Sleep</Desc>
27244 </Param>
27245 <Param type="u" size="1" prop="h">
27246 <Name>Length</Name>
27247 <Value>0x14</Value>
27248 </Param>
27249 <Param type="u" size="4">
27250 <Name>Enable and Protocol</Name>
27251 <Default>4 </Default>
27252 <Desc>0=Disable, 4=EMP</Desc>
27253 </Param>
27254 <Param type="u" size="4">
27255 <Name>Just Sleep Time lower range</Name>
27256 <Default>0 </Default>
27257 <Desc>ms, Minimum time that the device will be sleeping </Desc>
27258 </Param>
27259 <Param type="u" size="4">
27260 <Name>Just Sleep Time upper range</Name>
27261 <Default>100 </Default>
27262 <Desc>ms, Minimum time that the device will be sleeping </Desc>
27263 </Param>
27264 <Param type="u" size="4">
27265 <Name>Just Wake Time lower range</Name>
27266 <Default>0 </Default>
27267 <Desc>ms, Minimum time that the device will be awake (before setting the break indication) </Desc>
27268 </Param>
27269 <Param type="u" size="4">
27270 <Name>Just Wake Time upper range</Name>
27271 <Default>100 </Default>
27272 <Desc>ms, Minimum time that the device will be awake (before setting the break indication)</Desc>
27273 </Param>
27274 <Param type="R">
27275 <Name>DOT_DBG_Response_Event</Name>
27276 <Default />
27277 <Desc />
27278 </Param>
27279</Command>
27280
27281<Command name="DOT_Write_Hardware_Register" type="dc" opcode="0x0011">
27282 <Param type="u" size="1" prop="h">
27283 <Name>Layer</Name>
27284 <Value>0xF0</Value>
27285 </Param>
27286 <Param type="u" size="2">
27287 <Name>Opcode</Name>
27288 <Value>0x0011</Value>
27289 <Desc>Write Hardware Register</Desc>
27290 </Param>
27291 <Param type="u" size="1" prop="h">
27292 <Name>Length</Name>
27293 <Value>0x06</Value>
27294 </Param>
27295 <Param type="u" size="4">
27296 <Name>Address </Name>
27297 <Default>0x03007ffc</Default>
27298 <Desc />
27299 </Param>
27300 <Param type="u" size="2">
27301 <Name>Value </Name>
27302 <Default>0x0000</Default>
27303 <Desc />
27304 </Param>
27305 <Param type="R">
27306 <Name>DOT_DBG_Response_Event</Name>
27307 <Default />
27308 <Desc />
27309 </Param>
27310</Command>
27311
27312<Command name="DOT_Read_Hardware_Register" type="dc" opcode="0x0012">
27313 <Param type="u" size="1" prop="h">
27314 <Name>Layer</Name>
27315 <Value>0xF0</Value>
27316 </Param>
27317 <Param type="u" size="2">
27318 <Name>Opcode</Name>
27319 <Value>0x0012</Value>
27320 <Desc>Read Hardware Register</Desc>
27321 </Param>
27322 <Param type="u" size="1" prop="h">
27323 <Name>Length</Name>
27324 <Value>0x04</Value>
27325 </Param>
27326 <Param type="u" size="4">
27327 <Name>Address</Name>
27328 <Default>0x03007ffc</Default>
27329 <Desc />
27330 </Param>
27331</Command>
27332
27333<Command name="DOT_Configure_ARMIO" type="dc" opcode="0x0032">
27334 <Param type="u" size="1" prop="h">
27335 <Name>Layer</Name>
27336 <Value>0xF0</Value>
27337 </Param>
27338 <Param type="u" size="2">
27339 <Name>Opcode</Name>
27340 <Value>0x0032</Value>
27341 <Desc>Configure ARMIO Port</Desc>
27342 </Param>
27343 <Param type="u" size="1" prop="h">
27344 <Name>Length</Name>
27345 <Value>0x02</Value>
27346 </Param>
27347 <Param type="u" size="1">
27348 <Name>Port number</Name>
27349 <Default>2</Default>
27350 <Desc>Available IO's - 2,3,5,14</Desc>
27351 </Param>
27352 <Param type="u" size="1">
27353 <Name>port direction</Name>
27354 <Default>0x0</Default>
27355 <Desc>1-Input, 0 -output</Desc>
27356 </Param>
27357 <Param type="R">
27358 <Name>DOT_DBG_Response_Event</Name>
27359 <Default />
27360 <Desc />
27361 </Param>
27362</Command>
27363
27364<Command name="DOT_Write_ARMIO_Port" type="dc" opcode="0x0036">
27365 <Param type="u" size="1" prop="h">
27366 <Name>Layer</Name>
27367 <Value>0xF0</Value>
27368 </Param>
27369 <Param type="u" size="2">
27370 <Name>Opcode</Name>
27371 <Value>0x0036</Value>
27372 <Desc>Write ARMIO Port</Desc>
27373 </Param>
27374 <Param type="u" size="1" prop="h">
27375 <Name>Length</Name>
27376 <Value>0x02</Value>
27377 </Param>
27378 <Param type="u" size="1">
27379 <Name>ARMIO Port Number</Name>
27380 <Default>2</Default>
27381 <Desc>Available IO's - 2,3,5,14</Desc>
27382 </Param>
27383 <Param type="u" size="1">
27384 <Name>ARMIO Port Level</Name>
27385 <Default>0</Default>
27386 <Desc>0=False, 1=True</Desc>
27387 </Param>
27388 <Param type="R">
27389 <Name>DOT_DBG_Response_Event</Name>
27390 <Default />
27391 <Desc />
27392 </Param>
27393</Command>
27394
27395<Command name="DOT_Read_ARMIO_Port" type="dc" opcode="0x0033">
27396 <Param type="u" size="1" prop="h">
27397 <Name>Layer</Name>
27398 <Value>0xF0</Value>
27399 </Param>
27400 <Param type="u" size="2">
27401 <Name>Opcode</Name>
27402 <Value>0x0033</Value>
27403 <Desc>Read ARMIO Port</Desc>
27404 </Param>
27405 <Param type="u" size="1" prop="h">
27406 <Name>Length</Name>
27407 <Value>0x01</Value>
27408 </Param>
27409 <Param type="u" size="1">
27410 <Name>ARMIO Port Number</Name>
27411 <Default>0</Default>
27412 <Desc>Available IO's - 2,3,5,14</Desc>
27413 </Param>
27414 <Param type="R">
27415 <Name>DOT_DBG_Response_Event</Name>
27416 <Default />
27417 <Desc />
27418 </Param>
27419</Command>
27420
27421<Command name="DOT_force_bt_wakeup" type="dc" opcode="0x0015">
27422 <Param type="u" size="1" prop="h">
27423 <Name>Layer</Name>
27424 <Value>0xF0</Value>
27425 </Param>
27426 <Param type="u" size="2">
27427 <Name>Opcode</Name>
27428 <Value>0x0015</Value>
27429 <Desc>Force BT wakeup signal</Desc>
27430 </Param>
27431 <Param type="u" size="1" prop="h">
27432 <Name>Length</Name>
27433 <Value>0x04</Value>
27434 </Param>
27435 <Param type="u" size="4">
27436 <Name>Value</Name>
27437 <Default>0</Default>
27438 <Desc>0=low=, 1=high. Dot Deep sleep protocol must be 'Disable'</Desc>
27439 </Param>
27440 <Param type="R">
27441 <Name>DOT_DBG_Response_Event</Name>
27442 <Default />
27443 <Desc />
27444 </Param>
27445</Command>
27446
27447<Command name="DOT_Alive" type="dc" opcode="0x0016">
27448 <Param type="u" size="1" prop="h">
27449 <Name>Layer</Name>
27450 <Value>0xF0</Value>
27451 </Param>
27452 <Param type="u" size="2">
27453 <Name>Opcode</Name>
27454 <Value>0x0016</Value>
27455 <Desc>Dot will send a palau alive message to BT devive</Desc>
27456 </Param>
27457 <Param type="u" size="1" prop="h">
27458 <Name>Length</Name>
27459 <Value>0x04</Value>
27460 </Param>
27461 <Param type="u" size="4">
27462 <Name>Period (sec)</Name>
27463 <Default>70</Default>
27464 <Desc>0=disable, other=period</Desc>
27465 </Param>
27466 <Param type="R">
27467 <Name>DOT_DBG_Response_Event</Name>
27468 <Default />
27469 <Desc />
27470 </Param>
27471</Command>
27472
27473<Command name="DOT_Generate_SCO_Data" type="dc" opcode="0x0017">
27474 <Param type="u" size="1" prop="h">
27475 <Name>Layer</Name>
27476 <Value>0xF0</Value>
27477 </Param>
27478 <Param type="u" size="2">
27479 <Name>Opcode</Name>
27480 <Value>0x0017</Value>
27481 <Desc>Generate_SCO_Data</Desc>
27482 </Param>
27483 <Param type="u" size="1" prop="h">
27484 <Name>Length</Name>
27485 <Value>0x0c</Value>
27486 </Param>
27487 <Param type="u" size="4">
27488 <Name>Channel</Name>
27489 <Default>0 </Default>
27490 <Desc>0/1 - SCO Channel</Desc>
27491 </Param>
27492 <Param type="u" size="4" valtype="SCO_generation_type">
27493 <Name>Data Genration Type</Name>
27494 <Default>0 </Default>
27495 <Desc>0=Off, 1=Loopback, 2=Codec, 3=Pattern Sine, 4=Pattern Byte Saw Tooth, 5=Pattern Packet Saw Tooth</Desc>
27496 </Param>
27497 <Param type="u" size="4">
27498 <Name>Data Genration Rate</Name>
27499 <Default>8000</Default>
27500 <Desc>Rate [Bytes/sec]. Valid Params for Codec: 8000 (8KHz 8bit),
27501 16000 (8KHz 16bit), 24000 (8KHz 24bit), 32000 (32KHz 8bit)
27502 </Desc>
27503 </Param>
27504 <Param type="R">
27505 <Name>DOT_DBG_Response_Event</Name>
27506 <Default />
27507 <Desc />
27508 </Param>
27509</Command>
27510
27511<Command name="DOT_Configure_SCO_Data" type="dc" opcode="0x0018">
27512 <Param type="u" size="1" prop="h">
27513 <Name>Layer</Name>
27514 <Value>0xF0</Value>
27515 </Param>
27516 <Param type="u" size="2">
27517 <Name>Opcode</Name>
27518 <Value>0x0018</Value>
27519 <Desc>Configure_SCO_Data - The DOT executes read buffer size</Desc>
27520 </Param>
27521 <Param type="u" size="1" prop="h">
27522 <Name>Length</Name>
27523 <Value>0x14</Value>
27524 </Param>
27525 <Param type="u" size="4">
27526 <Name>Channel</Name>
27527 <Default>0 </Default>
27528 <Desc>0/1 - SCO Channel</Desc>
27529 </Param>
27530 <Param type="u" size="4">
27531 <Name>Min SCO Buffer Threshold</Name>
27532 <Default>30</Default>
27533 <Desc>Min SCO Buffer threshold [bytes]</Desc>
27534 </Param>
27535 <Param type="u" size="4">
27536 <Name>Max SCO Buffer Threshold</Name>
27537 <Default>30</Default>
27538 <Desc>Max SCO Buffer threshold [bytes]</Desc>
27539 </Param>
27540 <Param type="u" size="4">
27541 <Name>Min SCO Packet Size</Name>
27542 <Default>30</Default>
27543 <Desc>Min SCO Packet Size [bytes]</Desc>
27544 </Param>
27545 <Param type="u" size="4">
27546 <Name>Max SCO Packet Size</Name>
27547 <Default>30</Default>
27548 <Desc>Max SCO Packet Size [bytes]</Desc>
27549 </Param>
27550 <Param type="R">
27551 <Name>DOT_DBG_Response_Event</Name>
27552 <Default />
27553 <Desc />
27554 </Param>
27555</Command>
27556
27557<Command name="DOT_Host_SCO_Flow_Control" type="dc" opcode="0x001A">
27558 <Param type="u" size="1" prop="h">
27559 <Name>Layer</Name>
27560 <Value>0xF0</Value>
27561 </Param>
27562 <Param type="u" size="2">
27563 <Name>Opcode</Name>
27564 <Value>0x001A</Value>
27565 <Desc>Host SCO flow Control</Desc>
27566 </Param>
27567 <Param type="u" size="1" prop="h">
27568 <Name>Length</Name>
27569 <Value>24</Value>
27570 </Param>
27571 <Param type="u" size="4">
27572 <Name>BT Flow Control Enable</Name>
27573 <Default>0</Default>
27574 <Desc>1/0 - Enable/Disable Flow control from the Host to the BT</Desc>
27575 </Param>
27576 <Param type="u" size="4" label="host_flow">
27577 <Name>Host Flow Control Enable</Name>
27578 <Default>0</Default>
27579 <Desc>1/0 - Enable/Disable Flow control from the BT to the host</Desc>
27580 </Param>
27581 <Param type="u" size="4">
27582 <Name>Number of host SCO buffers</Name>
27583 <Default>10</Default>
27584 <Desc>0..40, DOT3: 0..6</Desc>
27585 </Param>
27586 <Param type="u" size="4">
27587 <Name>Host SCO buffer size</Name>
27588 <Default>120</Default>
27589 <Desc>0..255</Desc>
27590 </Param>
27591 <Param type="u" size="4">
27592 <Name>Threshold, for host_num.. </Name>
27593 <Default>4</Default>
27594 <Desc>1..20, minimum number of SCO buffers</Desc>
27595 </Param>
27596 <Param type="u" size="4" prop="h">
27597 <Name>Algorithm to choose handle</Name>
27598 <Default>0</Default>
27599 <Desc>0=Received handle, 1=Round Robin</Desc>
27600 </Param>
27601 <Param type="R">
27602 <Name>DOT_DBG_Response_Event </Name>
27603 <Default />
27604 <Desc />
27605 </Param>
27606</Command>
27607
27608<Command name="DOT_H5" type="dc" opcode="0x0019">
27609 <Param type="u" size="1" prop="h">
27610 <Name>Layer</Name>
27611 <Value>0xF0</Value>
27612 </Param>
27613 <Param type="u" size="2">
27614 <Name>Opcode</Name>
27615 <Value>0x0019</Value>
27616 <Desc>Activate H5 protocol</Desc>
27617 </Param>
27618 <Param type="u" size="1" prop="h">
27619 <Name>Length</Name>
27620 <Value>0x14</Value>
27621 </Param>
27622 <Param type="u" size="4">
27623 <Name>Enable</Name>
27624 <Default>5</Default>
27625 <Desc>5=Use H5 protocol, 4=Use H4 protocol</Desc>
27626 </Param>
27627 <Param type="u" size="4">
27628 <Name>Baudrate</Name>
27629 <Default>115200</Default>
27630 <Desc>bps</Desc>
27631 </Param>
27632 <Param type="u" size="4">
27633 <Name>Window size</Name>
27634 <Default>4</Default>
27635 <Desc>1-7</Desc>
27636 </Param>
27637 <Param type="u" size="4">
27638 <Name>Flow control</Name>
27639 <Default>1</Default>
27640 <Desc>0=None, 1=HW(cts/rts), 2=SW (xon/xoff)</Desc>
27641 </Param>
27642 <Param type="u" size="4">
27643 <Name>CRC allowed</Name>
27644 <Default>0</Default>
27645 <Desc>0=crc is not allowed, 1=crc is allowed</Desc>
27646 </Param>
27647 <Param type="R">
27648 <Name>DOT_DBG_Response_Event</Name>
27649 <Default />
27650 <Desc />
27651 </Param>
27652</Command>
27653
27654<Command name="DOT_SDIO" type="dc" opcode="0x001E">
27655 <Param type="u" size="1" prop="h">
27656 <Name>Layer</Name>
27657 <Value>0xF0</Value>
27658 </Param>
27659 <Param type="u" size="2">
27660 <Name>Opcode</Name>
27661 <Value>0x001E</Value>
27662 <Desc>Activate SDIO</Desc>
27663 </Param>
27664 <Param type="u" size="1" prop="h">
27665 <Name>Length</Name>
27666 <Value>0x08</Value>
27667 </Param>
27668 <Param type="u" size="4">
27669 <Name>SDIO Mode</Name>
27670 <Default>0</Default>
27671 <Desc>SDIO Data bus width
27672 0 = 1 bit , 1 = 4 bits
27673 </Desc>
27674 </Param>
27675 <Param type="u" size="4">
27676 <Name>Receive over Transmit priority</Name>
27677 <Default>1</Default>
27678 <Desc>Value more then 0, determines during interleaving how many packets are to be received before resume of current tranmission. Zero means NO interleaving</Desc>
27679 </Param>
27680 <Param type="R">
27681 <Name>DOT_DBG_Response_Event</Name>
27682 <Default />
27683 <Desc />
27684 </Param>
27685</Command>
27686
27687<Command name="DOT_SDIO_Deep_Sleep" type="dc" opcode="0x0029">
27688 <Param type="u" size="1" prop="h">
27689 <Name>Layer</Name>
27690 <Value>0xF0</Value>
27691 </Param>
27692 <Param type="u" size="2">
27693 <Name>Opcode</Name>
27694 <Value>0x0029</Value>
27695 <Desc>SDIO deep sleep</Desc>
27696 </Param>
27697 <Param type="u" size="1" prop="h">
27698 <Name>Length</Name>
27699 <Value>0x14</Value>
27700 </Param>
27701 <Param type="u" size="4">
27702 <Name>Deep Sleep Enable</Name>
27703 <Default>0</Default>
27704 <Desc>0 - Disable, 1 - Enable</Desc>
27705 </Param>
27706 <Param type="u" size="4">
27707 <Name>Just Sleep Time range1</Name>
27708 <Default>0 </Default>
27709 <Desc>ms, </Desc>
27710 </Param>
27711 <Param type="u" size="4">
27712 <Name>Just Sleep Time range2</Name>
27713 <Default>100 </Default>
27714 <Desc>ms, Make sure that max value range for deassertion timer in DOT must be smaller than deassertion timer in sleep protocol configurations VS.</Desc>
27715 </Param>
27716 <Param type="u" size="4">
27717 <Name>SDIO Sleep Mode</Name>
27718 <Default>0</Default>
27719 <Desc>0 - Commands will wake up the device, 1 - SDIO Clocks will wakeup the device </Desc>
27720 </Param>
27721 <Param type="u" size="4">
27722 <Name>SDIO min wake time before sending commands</Name>
27723 <Default>0</Default>
27724 <Desc>Time (in us) between waking up the device and sending the first packet (relevant when clocks will wakeup the device)</Desc>
27725 </Param>
27726
27727 <Param type="R">
27728 <Name>DOT_DBG_Response_Event</Name>
27729 <Default />
27730 <Desc />
27731 </Param>
27732</Command>
27733
27734<Command name="DOT_SDIO_Change_Retry" type="dc" opcode="0x001F">
27735 <Param type="u" size="1" prop="h">
27736 <Name>Layer</Name>
27737 <Value>0xF0</Value>
27738 </Param>
27739 <Param type="u" size="2">
27740 <Name>Opcode</Name>
27741 <Value>0x001F</Value>
27742 <Desc>Change read acknowledgement behavior</Desc>
27743 </Param>
27744 <Param type="u" size="1" prop="h">
27745 <Name>Length</Name>
27746 <Value>0x04</Value>
27747 </Param>
27748 <Param type="u" size="4">
27749 <Name>Set Read Acknowledgement </Name>
27750 <Default>0</Default>
27751 <Desc>0 = Disable , 1 = Enable</Desc>
27752 </Param>
27753 <Param type="R">
27754 <Name>DOT_DBG_Response_Event</Name>
27755 <Default />
27756 <Desc />
27757 </Param>
27758</Command>
27759
27760<Command name="DOT_SDIO_Change_Max_Clock_Rate" type="dc" opcode="0x0020">
27761 <Param type="u" size="1" prop="h">
27762 <Name>Layer</Name>
27763 <Value>0xF0</Value>
27764 </Param>
27765 <Param type="u" size="2">
27766 <Name>Opcode</Name>
27767 <Value>0x0020</Value>
27768 <Desc>Change SDIO max clock</Desc>
27769 </Param>
27770 <Param type="u" size="1" prop="h">
27771 <Name>Length</Name>
27772 <Value>0x04</Value>
27773 </Param>
27774 <Param type="u" size="4">
27775 <Name>Clock</Name>
27776 <Default>25000000</Default>
27777 <Desc>Clock im Hz</Desc>
27778 </Param>
27779 <Param type="R">
27780 <Name>DOT_DBG_Response_Event</Name>
27781 <Default />
27782 <Desc />
27783 </Param>
27784</Command>
27785
27786<Command name="DOT_SDIO_Send_Command_52" type="dc" opcode="0x0021">
27787 <Param type="u" size="1" prop="h">
27788 <Name>Layer</Name>
27789 <Value>0xF0</Value>
27790 </Param>
27791 <Param type="u" size="2">
27792 <Name>Opcode</Name>
27793 <Value>0x0021</Value>
27794 <Desc>Issue command 52</Desc>
27795 </Param>
27796 <Param type="u" size="1" prop="h">
27797 <Name>Length</Name>
27798 <Value>20</Value>
27799 </Param>
27800 <Param type="u" size="2" valtype="SDIO Dest CMD52">
27801 <Name>SDIO destination</Name>
27802 <Default>0</Default>
27803 <Desc>0 - Legacy mode,
27804 1 - Shared SDIO, BT
27805 2 - Shared SDIO, WLAN
27806 </Desc>
27807 </Param>
27808 <Param type="u" size="2">
27809 <Name>Read / write</Name>
27810 <Default>0</Default>
27811 <Desc>0 - Read, 1 - Write</Desc>
27812 </Param>
27813 <Param type="u" size="4">
27814 <Name>Function Number</Name>
27815 <Default>0</Default>
27816 <Desc>0 - 7</Desc>
27817 </Param>
27818 <Param type="u" size="4">
27819 <Name>Read After Write flag</Name>
27820 <Default>0</Default>
27821 <Desc></Desc>
27822 </Param>
27823 <Param type="u" size="4">
27824 <Name>Register Address</Name>
27825 <Default>0</Default>
27826 <Desc></Desc>
27827 </Param>
27828 <Param type="u" size="4">
27829 <Name>Write Data</Name>
27830 <Default>0</Default>
27831 <Desc>Must be 0 in read commands</Desc>
27832 </Param>
27833 <Param type="R">
27834 <Name>DOT_DBG_Response_Event</Name>
27835 <Default />
27836 <Desc />
27837 </Param>
27838</Command>
27839
27840<Command name="DOT_SDIO_Send_Command_53" type="dc" opcode="0x0022">
27841 <Param type="u" size="1" prop="h">
27842 <Name>Layer</Name>
27843 <Value>0xF0</Value>
27844 </Param>
27845 <Param type="u" size="2">
27846 <Name>Opcode</Name>
27847 <Value>0x0022</Value>
27848 <Desc>Issue command 52</Desc>
27849 </Param>
27850 <Param type="u" size="1" prop="h">
27851 <Name>Length</Name>
27852 <Value>84</Value>
27853 </Param>
27854 <Param type="u" size="2" valtype="SDIO Dest CMD53">
27855 <Name>SDIO destination</Name>
27856 <Default>0</Default>
27857 <Desc>0 - Legacy mode,
27858 1 - Shared SDIO, BT
27859 2 - Shared SDIO, WLAN
27860 </Desc>
27861 </Param>
27862 <Param type="u" size="2">
27863 <Name>Read / write</Name>
27864 <Default>0</Default>
27865 <Desc>0 - Read, 1 - Write</Desc>
27866 </Param>
27867 <Param type="u" size="4">
27868 <Name>Function Number</Name>
27869 <Default>0</Default>
27870 <Desc>0 - 7</Desc>
27871 </Param>
27872 <Param type="u" size="4">
27873 <Name>Block Mode and Opcode</Name>
27874 <Default>0</Default>
27875 <Desc>0 - R/W from fixed address, 1 - R/W from incrementing address</Desc>
27876 </Param>
27877 <Param type="u" size="4">
27878 <Name>Register Address</Name>
27879 <Default>0</Default>
27880 <Desc></Desc>
27881 </Param>
27882 <Param type="u" size="4">
27883 <Name>Byte / Block count</Name>
27884 <Default>0</Default>
27885 <Desc>Must be 0 in read commands</Desc>
27886 </Param>
27887 <Param type="x" size="64">
27888 <Name>Data to be sent</Name>
27889 <Default></Default>
27890 <Desc>Relevant only in write commands</Desc>
27891 </Param>
27892 <Param type="R">
27893 <Name>DOT_DBG_Response_Event</Name>
27894 <Default />
27895 <Desc />
27896 </Param>
27897</Command>
27898
27899<Command name="DOT_SDIO_Send_Command" type="dc" opcode="0x0023">
27900 <Param type="u" size="1" prop="h">
27901 <Name>Layer</Name>
27902 <Value>0xF0</Value>
27903 </Param>
27904 <Param type="u" size="2">
27905 <Name>Opcode</Name>
27906 <Value>0x0023</Value>
27907 <Desc>Issue SDIO General command</Desc>
27908 </Param>
27909 <Param type="u" size="1" prop="h">
27910 <Name>Length</Name>
27911 <Value>8</Value>
27912 </Param>
27913 <Param type="u" size="2">
27914 <Name>SDIO destination </Name>
27915 <Default>0</Default>
27916 <Desc>0 = Legacy mode,
27917 1 = Shared SDIO, BT
27918 2 = Shared SDIO, WLAN
27919 </Desc>
27920 </Param>
27921 <Param type="u" size="2" valtype="SDIO Commands">
27922 <Name>SDIO Command value</Name>
27923 <Default>0</Default>
27924 <Desc></Desc>
27925 </Param>
27926 <Param type="u" size="4">
27927 <Name>Argument</Name>
27928 <Default>0</Default>
27929 <Desc></Desc>
27930 </Param>
27931 <Param type="R">
27932 <Name>DOT_DBG_Response_Event</Name>
27933 <Default />
27934 <Desc />
27935 </Param>
27936</Command>
27937
27938<Command name="DOT_Configure_Codec_Emulator" type="dc" opcode="0x0024">
27939 <Param type="u" size="1" prop="h">
27940 <Name>Layer</Name>
27941 <Value>0xF0</Value>
27942 </Param>
27943 <Param type="u" size="2">
27944 <Name>Opcode</Name>
27945 <Value>0x0024</Value>
27946 <Desc>Configure codec emulator. This command stops the sco generation.</Desc>
27947 </Param>
27948 <Param type="u" size="1" prop="h">
27949 <Name>Length</Name>
27950 <Value>60</Value>
27951 </Param>
27952 <Param type="u" size="4">
27953 <Name>Enable/Disable</Name>
27954 <Default>0</Default>
27955 <Desc>1 - Enable, 0 - Disable</Desc>
27956 </Param>
27957 <Param type="u" size="4">
27958 <Name>Emulator clock rate</Name>
27959 <Default>2048</Default>
27960 <Desc>[64-16000] The PCM clock rate is between 64k to 4096k (Master mode) or 64K to 16M (Slave mode), it influence other params like: wait cycles, freq rate calcs and therefore shall be configured even if external clock is used</Desc>
27961 </Param>
27962 <Param type="u" size="4" valtype="Role">
27963 <Name>Emulator role</Name>
27964 <Default>0x00</Default>
27965 <Desc>PCM clock and fsync direction: 0x00 - output (Master on PCM bus) sampled on rising edge. 0x01 - input (Slave on PCM bus).</Desc>
27966 </Param>
27967 <Param type="u" size="4">
27968 <Name>Frame sync frequency</Name>
27969 <Default>8000</Default>
27970 <Desc>[100Hz-173KHz] Actual frame sync frequency in Hz.</Desc>
27971 </Param>
27972 <Param type="u" size="4">
27973 <Name>Frame sync duty cycle</Name>
27974 <Default>0x0001</Default>
27975 <Desc>0x0000 - 50 % of Fsync period, [0x0001-0xFFFF] - Number of PCM clock cycles</Desc>
27976 </Param>
27977 <Param type="u" size="4" valtype="Sampling_edge_type">
27978 <Name>Frame sync edge</Name>
27979 <Default>0x00</Default>
27980 <Desc>0x00 - Driven/sampled at rising edge, 0x01 - Driven/sampled at falling edge</Desc>
27981 </Param>
27982 <Param type="u" size="4">
27983 <Name>Frame sync polarity</Name>
27984 <Default>0x00</Default>
27985 <Desc>0x00 - Active-high, 0x01 - Active-low</Desc>
27986 </Param>
27987 <Param type="u" size="4">
27988 <Name>Data out size</Name>
27989 <Default>0x0010</Default>
27990 <Desc>[0x0001-0x0280] Sample size in bits for each codec fsync. In case data size is greater than 24 bits, the size should be able to divide by 8.</Desc>
27991 </Param>
27992 <Param type="u" size="4">
27993 <Name>Data out offset ch1</Name>
27994 <Default>1</Default>
27995 <Desc>[0x00-0xFF] Number of pcm clock cycles between rising of frame sync to data start.</Desc>
27996 </Param>
27997 <Param type="u" size="4">
27998 <Name>Data out offset ch2</Name>
27999 <Default>17</Default>
28000 <Desc>[0x00-0xFF] Number of pcm clock cycles between rising of frame sync to data start.</Desc>
28001 </Param>
28002 <Param type="u" size="4" valtype="Sampling_edge_type">
28003 <Name>Data out edge</Name>
28004 <Default>0x00</Default>
28005 <Desc>Data driven: 0x00 - rising edge, 0x01 - falling edge</Desc>
28006 </Param>
28007 <Param type="u" size="4">
28008 <Name>Data in size</Name>
28009 <Default>0x10</Default>
28010 <Desc>[0x0001-0x0280] Sample size in bits for each codec fsync. In case data size is greater than 24 bits, the size should be able to divide by 8.</Desc>
28011 </Param>
28012 <Param type="u" size="4">
28013 <Name>Data in offset ch1</Name>
28014 <Default>1</Default>
28015 <Desc>[0x00-0xFF] Number of pcm clock cycles between rising of frame sync to data start.</Desc>
28016 </Param>
28017 <Param type="u" size="4">
28018 <Name>Data in offset ch2</Name>
28019 <Default>17</Default>
28020 <Desc>[0x00-0xFF] Number of pcm clock cycles between rising of frame sync to data start.</Desc>
28021 </Param>
28022 <Param type="u" size="4" valtype="Sampling_edge_type">
28023 <Name>Data in edge</Name>
28024 <Default>0x01</Default>
28025 <Desc>Data sampled: 0x00- rising edge, 0x01 - falling edge</Desc>
28026 </Param>
28027 <Param type="R">
28028 <Name>DOT_DBG_Response_Event</Name>
28029 <Default />
28030 <Desc />
28031 </Param>
28032</Command>
28033
28034<Command name="DOT_eSPI" type="dc" opcode="0x0025">
28035 <Param type="u" size="1" prop="h">
28036 <Name>Layer</Name>
28037 <Value>0xF0</Value>
28038 </Param>
28039 <Param type="u" size="2">
28040 <Name>Opcode</Name>
28041 <Value>0x0025</Value>
28042 <Desc>eSPI configuration</Desc>
28043 </Param>
28044 <Param type="u" size="1" prop="h">
28045 <Name>Length</Name>
28046 <Value>48</Value>
28047 </Param>
28048 <Param type="u" size="4">
28049 <Name>eSPI Mode </Name>
28050 <Default>1</Default>
28051 <Desc>0 = Init,
28052 1 = Change timing parameters
28053 </Desc>
28054 </Param>
28055 <Param type="u" size="4">
28056 <Name>RX Delay Interrupt -> CS</Name>
28057 <Default>0</Default>
28058 <Desc>Delay between Interrupt line assertion until CS assertion [u sec]</Desc>
28059 </Param>
28060 <Param type="u" size="4">
28061 <Name>TX Delay Interrupt -> Header</Name>
28062 <Default>0</Default>
28063 <Desc>Delay between Interrupt line assertion until header (type1) is sent [u sec]</Desc>
28064 </Param>
28065 <Param type="u" size="4">
28066 <Name>RX Delay CS -> Header</Name>
28067 <Default>0</Default>
28068 <Desc>Delay between CS line assertion until header (type3) is sent [u sec]</Desc>
28069 </Param>
28070 <Param type="u" size="4">
28071 <Name>Delay Header -> Data</Name>
28072 <Default>0</Default>
28073 <Desc>Delay between header to data [u sec]</Desc>
28074 </Param>
28075 <Param type="u" size="4">
28076 <Name>Delay Data -> CS</Name>
28077 <Default>0</Default>
28078 <Desc>Delay between last data byte until CS deassertion [u sec]</Desc>
28079 </Param>
28080 <Param type="u" size="4">
28081 <Name>Reserved</Name>
28082 <Default>0</Default>
28083 <Desc></Desc>
28084 </Param>
28085 <Param type="u" size="4">
28086 <Name>Reserved</Name>
28087 <Default>0</Default>
28088 <Desc></Desc>
28089 </Param>
28090 <Param type="u" size="4">
28091 <Name>Reserved</Name>
28092 <Default>0</Default>
28093 <Desc></Desc>
28094 </Param>
28095 <Param type="u" size="4">
28096 <Name>Reserved</Name>
28097 <Default>0</Default>
28098 <Desc></Desc>
28099 </Param>
28100 <Param type="u" size="4">
28101 <Name>Time between two consequtive HCI packets</Name>
28102 <Default>0</Default>
28103 <Desc>Time between two consequtive HCI packets [u sec]</Desc>
28104 </Param>
28105 <Param type="u" size="4">
28106 <Name>Reset BT Device</Name>
28107 <Default>0</Default>
28108 <Desc></Desc>
28109 </Param>
28110 <Param type="R">
28111 <Name>DOT_DBG_Response_Event</Name>
28112 <Default />
28113 <Desc />
28114 </Param>
28115</Command>
28116
28117<Command name="DOT_RX_Data_Validity" type="dc" opcode="0x0026">
28118 <Param type="u" size="1" prop="h">
28119 <Name>Layer</Name>
28120 <Value>0xF0</Value>
28121 </Param>
28122 <Param type="u" size="2">
28123 <Name>Opcode</Name>
28124 <Value>0x0026</Value>
28125 <Desc>configure RX validity checking</Desc>
28126 </Param>
28127 <Param type="u" size="1" prop="h">
28128 <Name>Length</Name>
28129 <Value>4</Value>
28130 </Param>
28131 <Param type="u" size="4">
28132 <Name>Mode</Name>
28133 <Default>1</Default>
28134 <Desc>0 = Disable checking validity,
28135 1 = Enable checking validity
28136 </Desc>
28137 </Param>
28138</Command>
28139
28140<Command name="DOT_TI_SPI_Mode" type="dc" opcode="0x002B">
28141 <Param type="u" size="1" prop="h">
28142 <Name>Layer</Name>
28143 <Value>0xF0</Value>
28144 </Param>
28145 <Param type="u" size="2">
28146 <Name>Opcode</Name>
28147 <Value>0x002B</Value>
28148 <Desc>SPI mode</Desc>
28149 </Param>
28150 <Param type="u" size="1" prop="h">
28151 <Name>Length</Name>
28152 <Value>2</Value>
28153 </Param>
28154 <Param type="u" size="1">
28155 <Name>SPI Mode </Name>
28156 <Default>1</Default>
28157 <Desc>0 = eSPI mode, 1 = TI SPI Mode</Desc>
28158 </Param>
28159 <Param type="u" size="1">
28160 <Name>SPI SWAP Mode (Reserved) </Name>
28161 <Default>0</Default>
28162 <Desc>(Reserved)</Desc>
28163 </Param>
28164 <Param type="R">
28165 <Name>DOT_DBG_Response_Event</Name>
28166 <Default />
28167 <Desc />
28168 </Param>
28169</Command>
28170
28171<Command name="DOT_SDIO_Rx_Error_Generation" type="dc" opcode="0x0027">
28172 <Param type="u" size="1" prop="h">
28173 <Name>Layer</Name>
28174 <Value>0xF0</Value>
28175 </Param>
28176 <Param type="u" size="2">
28177 <Name>Opcode</Name>
28178 <Value>0x0027</Value>
28179 <Desc>Configure SDIO error generation for Rx flow
28180 (NACK generation instead of ACK)
28181 </Desc>
28182 </Param>
28183 <Param type="u" size="1" prop="h">
28184 <Name>Length</Name>
28185 <Value>0x10</Value>
28186 </Param>
28187 <Param type="u" size="4">
28188 <Name>Random Mode</Name>
28189 <Default>0</Default>
28190 <Desc>0 = Non random, 1 = Random mode
28191 (errors are generated at random times on random blocks)
28192 </Desc>
28193 </Param>
28194 <Param type="u" size="4">
28195 <Name>Packet number</Name>
28196 <Default>0</Default>
28197 <Desc>Upon reception of which packet error will be generated.
28198 0 - No error will be generated
28199 </Desc>
28200 </Param>
28201 <Param type="u" size="4">
28202 <Name>Block number</Name>
28203 <Default>0</Default>
28204 <Desc>Upon reception of which SD block error generated.</Desc>
28205 </Param>
28206 <Param type="u" size="4">
28207 <Name>One shot</Name>
28208 <Default>1</Default>
28209 <Desc>1 - one shot. 0 - forever</Desc>
28210 </Param>
28211 <Param type="R">
28212 <Name>DOT_DBG_Response_Event</Name>
28213 <Default />
28214 <Desc />
28215 </Param>
28216</Command>
28217
28218<Command name="DOT_SDIO_Tx_Error_Generation" type="dc" opcode="0x0028">
28219 <Param type="u" size="1" prop="h">
28220 <Name>Layer</Name>
28221 <Value>0xF0</Value>
28222 </Param>
28223 <Param type="u" size="2">
28224 <Name>Opcode</Name>
28225 <Value>0x0028</Value>
28226 <Desc>Configure SDIO error generation for Tx flow.
28227 Noise generation on DAT line while SDIO transmits
28228 </Desc>
28229 </Param>
28230 <Param type="u" size="1" prop="h">
28231 <Name>Length</Name>
28232 <Value>0x10</Value>
28233 </Param>
28234 <Param type="u" size="4">
28235 <Name>Random Mode</Name>
28236 <Default>0</Default>
28237 <Desc>0 = Non random, 1 = Random mode
28238 (errors are generated at random times on random blocks)
28239 </Desc>
28240 </Param>
28241 <Param type="u" size="4">
28242 <Name>Packet number</Name>
28243 <Default>0</Default>
28244 <Desc>Upon transmission of which packet error will be generated.
28245 0 - No error will be generated
28246 </Desc>
28247 </Param>
28248 <Param type="u" size="4">
28249 <Name>Block number</Name>
28250 <Default>0</Default>
28251 <Desc>Upon transmission of which SD block error generated.</Desc>
28252 </Param>
28253 <Param type="u" size="4">
28254 <Name>One shot</Name>
28255 <Default>1</Default>
28256 <Desc>1 - one shot. 0 - forever</Desc>
28257 </Param>
28258 <Param type="R">
28259 <Name>DOT_DBG_Response_Event</Name>
28260 <Default />
28261 <Desc />
28262 </Param>
28263</Command>
28264
28265<Command name="DOT_Set_Uart_HCI_Baudrate" type="dc" opcode="0x002A">
28266 <Param type="u" size="1" prop="h">
28267 <Name>Layer</Name>
28268 <Value>0xF0</Value>
28269 </Param>
28270 <Param type="u" size="2">
28271 <Name>Opcode</Name>
28272 <Default>0x002A</Default>
28273 <Desc>Set Uart HCI Baudrate parameters</Desc>
28274 </Param>
28275 <Param type="u" size="1" prop="h">
28276 <Name>Length</Name>
28277 <Value>0x10</Value>
28278 </Param>
28279 <Param type="u" size="4">
28280 <Name>Divider</Name>
28281 <Default>0</Default>
28282 <Desc>Baudrate Uart Divider</Desc>
28283 </Param>
28284 <Param type="u" size="4">
28285 <Name>Oversampling</Name>
28286 <Default>0</Default>
28287 <Desc>Baudrate Uart Oversampling</Desc>
28288 </Param>
28289 <Param type="u" size="4">
28290 <Name>Swallow Period</Name>
28291 <Default>0</Default>
28292 <Desc>Baudrate Uart Swallow Period</Desc>
28293 </Param>
28294 <Param type="u" size="4">
28295 <Name>Middle of Bit</Name>
28296 <Default>0</Default>
28297 <Desc>Middle of Bit value</Desc>
28298 </Param>
28299
28300 <Param type="R">
28301 <Name>DOT_DBG_Response_Event</Name>
28302 <Default />
28303 <Desc />
28304 </Param>
28305</Command>
28306
28307<Command name="DOT_Cpu_Idle_Time" type="dc" opcode="0x0034">
28308 <Param type="u" size="1" prop="h">
28309 <Name>Layer</Name>
28310 <Value>0xF0</Value>
28311 </Param>
28312 <Param type="u" size="2">
28313 <Name>Opcode</Name>
28314 <Default>0x0034</Default>
28315 <Desc>DOT_Cpu_Idle_Time</Desc>
28316 </Param>
28317 <Param type="u" size="1" prop="h">
28318 <Name>Length</Name>
28319 <Value>0x2</Value>
28320 </Param>
28321 <Param type="u" size="2">
28322 <Name>Time</Name>
28323 <Default>80</Default>
28324 <Desc>0-Enter CPU test mode , 1-Exit CPU test mode, other - start and check for "param" * 8ms (Dot Timer ticks) </Desc>
28325 </Param>
28326 <Param type="R">
28327 <Name>DOT_DBG_Response_Event</Name>
28328 <Default />
28329 <Desc />
28330 </Param>
28331</Command>
28332
28333<Command name="DOT_Set_Uart_Debug_Baud_Rate" type="dc" opcode="0x002E">
28334 <Param type="u" size="1" prop="h">
28335 <Name>Layer</Name>
28336 <Value>0xF0</Value>
28337 </Param>
28338 <Param type="u" size="2">
28339 <Name>Opcode</Name>
28340 <Value>0x002E</Value>
28341 <Desc>Set DOT uart debug baud rate</Desc>
28342 </Param>
28343 <Param type="u" size="1" prop="h">
28344 <Name>Length</Name>
28345 <Value>0x04</Value>
28346 </Param>
28347 <Param type="u" size="4">
28348 <Name>Baud Rate</Name>
28349 <Default>921600</Default>
28350 <Desc />
28351 </Param>
28352 <Param type="R">
28353 <Name>DOT_DBG_Response_Event</Name>
28354 <Default />
28355 <Desc />
28356 </Param>
28357</Command>
28358
28359<Command name="DOT_Test" type="dc" opcode="0x0035">
28360 <Param type="u" size="1" prop="h">
28361 <Name>Layer</Name>
28362 <Value>0xF0</Value>
28363 </Param>
28364 <Param type="u" size="2">
28365 <Name>Opcode</Name>
28366 <Value>0x0035</Value>
28367 <Desc>DOT test debug</Desc>
28368 </Param>
28369 <Param type="u" size="1" prop="h">
28370 <Name>Length</Name>
28371 <Value>0x04</Value>
28372 </Param>
28373 <Param type="u" size="4">
28374 <Name>Param</Name>
28375 <Default>0</Default>
28376 <Desc />
28377 </Param>
28378 <Param type="R">
28379 <Name>DOT_DBG_Response_Event</Name>
28380 <Default />
28381 <Desc />
28382 </Param>
28383</Command>
28384
28385<Command name="DOT_SLIMbus" type="dc" opcode="0x0040">
28386 <Param type="u" size="1" prop="h">
28387 <Name>Layer</Name>
28388 <Value>0xF0</Value>
28389 </Param>
28390 <Param type="u" size="2">
28391 <Name>Opcode</Name>
28392 <Value>0x0040</Value>
28393 <Desc>DOT SLIMbus initialization and Configuration</Desc>
28394 </Param>
28395 <Param type="u" size="1" prop="h">
28396 <Name>Length</Name>
28397 <Value>0x0A</Value>
28398 </Param>
28399 <Param type="u" size="1">
28400 <Name>Mode</Name>
28401 <Default>1</Default>
28402 <Desc>1: Initialize and Configure, 0: Configure (already initialize). This parameter should be set to 1 at the first time this command being called, and only then.</Desc>
28403 </Param>
28404 <Param type="u" size="1">
28405 <Name>Dot is Active Framer</Name>
28406 <Default>1</Default>
28407 <Desc>1: Active Framer role is done by the DOT, 0: Active Framer role is done by another framer on the bus. If the setup includes only DOT and WL7, this parameter must be set to 1. This parameter is "Don't care" if Mode == 0</Desc>
28408 </Param>
28409 <Param type="u" size="1">
28410 <Name>Initial Root Frequency</Name>
28411 <Default>1</Default>
28412 <Desc>All frequencies are in MHz: 1: 24.576, 2: 22.5792, 3: 15.36, 4: 16.8, 5: 19.2 6: 24, 7: 25, 8: 26, 9: 27. Note: At the moment, Initial Root Frequency must be 24.576, Initial Clock Gear must be 9, and Clock Divider must be 4. This parameter is "Don't care" if Mode == 0</Desc>
28413 </Param>
28414 <Param type="u" size="1">
28415 <Name>Initial Clock Gear</Name>
28416 <Default>9</Default>
28417 <Desc>0 to 10, in respect to the definitions in the SLIMbus Specification. 10: clock is not divided, 9: clock is divided by 2, 8: divided by 4, and so on. Note: At the moment, Initial Root Frequency must be 24.576, Initial Clock Gear must be 9, and Clock Divider must be 4. This parameter is "Don't care" if Mode == 0</Desc>
28418 </Param>
28419 <Param type="u" size="1">
28420 <Name>Initial Subframe Mode</Name>
28421 <Default>0xB</Default>
28422 <Desc>Subframe Mode according to the SLIMbus Specification, to be used initially until reconfigured otherwise using normal SLIMbus sequence (NEXT_SUBFRAME_MODE). This parameter is "Don't care" if Mode == 0</Desc>
28423 </Param>
28424 <Param type="u" size="1">
28425 <Name>Clock Source Select</Name>
28426 <Default>0</Default>
28427 <Desc>0 - CODEC (12.288 MHz or 12 MHz), 1 - External (FPGA external clock), 2 - FREF (19.2 MHz). This parameter is "Don't care" if Mode == 0</Desc>
28428 </Param>
28429 <Param type="u" size="1">
28430 <Name>Clock Divider</Name>
28431 <Default>4</Default>
28432 <Desc>0 - ratio 1:32 (gears 6 to 10 forbidden), 1 - ratio 1:16 (gears 7 to 10 forbidden), 2 - ratio 1:8 (gears 8 to 10 forbidden), 3 - ratio 1:4 (gears 9 to 10 forbidden), 4 - ratio 1:2 (gear 10 forbidden), 5 - ratio 1:1 (root frequency = input frequency), 6 - 1:2, 7 - 1:4, 8 - 1:8, 9 - 1:16, 10 - 1:32. Note: At the moment, Initial Root Frequency must be 24.576, Initial Clock Gear must be 9, and Clock Divider must be 4. This parameter is "Don't care" if Mode == 0</Desc>
28433 </Param>
28434 <Param type="u" size="1">
28435 <Name>Enable HCI</Name>
28436 <Default>1</Default>
28437 <Desc>1 - Enable, 0 - Disable, 0xFF - Don't change</Desc>
28438 </Param>
28439 <Param type="u" size="1">
28440 <Name>Enable Debug Level 1 Trace Messages</Name>
28441 <Default>1</Default>
28442 <Desc>1 - Enable, 0 - Disable, 0xFF - Don't change</Desc>
28443 </Param>
28444
28445 <Param type="u" size="1">
28446 <Name>Enable Debug Level 2 Trace Messages</Name>
28447 <Default>0</Default>
28448 <Desc>1 - Enable, 0 - Disable, 0xFF - Don't change</Desc>
28449 </Param>
28450
28451 <Param type="R">
28452 <Name>DOT_DBG_Response_Event</Name>
28453 <Default />
28454 <Desc />
28455 </Param>
28456</Command>
28457
28458<Command name="DOT_SLIMbus_Manual_Clock_Resume" type="dc" opcode="0x0042">
28459 <Param type="u" size="1" prop="h">
28460 <Name>Layer</Name>
28461 <Value>0xF0</Value>
28462 </Param>
28463 <Param type="u" size="2">
28464 <Name>Opcode</Name>
28465 <Value>0x0042</Value>
28466 <Desc>DOT SLIMbus manual clock resume</Desc>
28467 </Param>
28468 <Param type="u" size="1" prop="h">
28469 <Name>Length</Name>
28470 <Value>0x00</Value>
28471 </Param>
28472 <Param type="R">
28473 <Name>DOT_DBG_Response_Event</Name>
28474 <Default />
28475 <Desc />
28476 </Param>
28477</Command>
28478
28479<Command name="DOT_SLIMbus_Audio_CODEC_Configuration" type="dc" opcode="0x0044">
28480 <Param type="u" size="1" prop="h">
28481 <Name>Layer</Name>
28482 <Value>0xF0</Value>
28483 </Param>
28484 <Param type="u" size="2">
28485 <Name>Opcode</Name>
28486 <Value>0x0044</Value>
28487 <Desc>DOT SLIMbus Audio CODEC Configuration</Desc>
28488 </Param>
28489 <Param type="u" size="1" prop="h">
28490 <Name>Length</Name>
28491 <Value>0x04</Value>
28492 </Param>
28493 <Param type="u" size="1">
28494 <Name>audio format</Name>
28495 <Default>0x53</Default>
28496 <Desc />
28497 </Param>
28498 <Param type="u" size="1">
28499 <Name>sample rate</Name>
28500 <Default>0x0C</Default>
28501 <Desc />
28502 </Param>
28503 <Param type="u" size="1">
28504 <Name>left volume</Name>
28505 <Default>0x17</Default>
28506 <Desc />
28507 </Param>
28508 <Param type="u" size="1">
28509 <Name>right volume</Name>
28510 <Default>0x17</Default>
28511 <Desc />
28512 </Param>
28513 <Param type="R">
28514 <Name>DOT_DBG_Response_Event</Name>
28515 <Default />
28516 <Desc />
28517 </Param>
28518</Command>
28519
28520<Command name="DOT_SLIMbus_Audio" type="dc" opcode="0x0041">
28521 <Param type="u" size="1" prop="h">
28522 <Name>Layer</Name>
28523 <Value>0xF0</Value>
28524 </Param>
28525 <Param type="u" size="2">
28526 <Name>Opcode</Name>
28527 <Value>0x0041</Value>
28528 <Desc>DOT SLIMbus initialize Audio</Desc>
28529 </Param>
28530 <Param type="u" size="1" prop="h">
28531 <Name>Length</Name>
28532 <Value>0x26</Value>
28533 </Param>
28534 <Param type="u" size="1">
28535 <Name>audio format</Name>
28536 <Default>0x53</Default>
28537 <Desc />
28538 </Param>
28539 <Param type="u" size="1">
28540 <Name>sample rate</Name>
28541 <Default>0x0C</Default>
28542 <Desc />
28543 </Param>
28544 <Param type="u" size="1">
28545 <Name>left volume</Name>
28546 <Default>0x17</Default>
28547 <Desc />
28548 </Param>
28549 <Param type="u" size="1">
28550 <Name>right volume</Name>
28551 <Default>0x17</Default>
28552 <Desc />
28553 </Param>
28554 <Param type="u" size="1" label="ch0_mode">
28555 <Name>Channel 0</Name>
28556 <Default>1</Default>
28557 <Desc>0-disable 1-TX 2-RX</Desc>
28558 </Param>
28559 <Param cond="ch0_mode!=0">
28560 <Param type="u" size="1">
28561 <Name>Source Device ID</Name>
28562 <Default>2</Default>
28563 <Desc>TX Device logical number</Desc>
28564 </Param>
28565 <Param type="u" size="1">
28566 <Name>Sink Device ID</Name>
28567 <Default>5</Default>
28568 <Desc>Rx Device logical number</Desc>
28569 </Param>
28570 <Param type="u" size="1">
28571 <Name>TX Port index</Name>
28572 <Default>4</Default>
28573 <Desc>1-HCI_TX;
28574 4-BT_AUDIO_TX_0;5-BT_AUDIO_TX_1
28575 8-FM_AUDIO_TX_0;9-FM_AUDIO_TX_1
28576 </Desc>
28577 </Param>
28578 <Param type="u" size="1">
28579 <Name>RX Port index</Name>
28580 <Default>2</Default>
28581 <Desc>0-HCI_RX;
28582 2-BT_AUDIO_RX_0;3-BT_AUDIO_RX_1
28583 6-FM_AUDIO_RX_0;7FM_AUDIO_RX_1
28584 </Desc>
28585 </Param>
28586 <Param type="u" size="1">
28587 <Name>Channel number</Name>
28588 <Default>0</Default>
28589 <Desc>channel number from 0 to 7</Desc>
28590 </Param>
28591
28592 <Param type="u" size="1">
28593 <Name>Transport protocol</Name>
28594 <Default>0</Default>
28595 <Desc></Desc>
28596 </Param>
28597 <Param type="u" size="2">
28598 <Name>segment distribution</Name>
28599 <Default>0x24</Default>
28600 <Desc></Desc>
28601 </Param>
28602 <Param type="u" size="1">
28603 <Name>segment length</Name>
28604 <Default>4</Default>
28605 <Desc> </Desc>
28606 </Param>
28607 <Param type="u" size="1">
28608 <Name>frequency locked</Name>
28609 <Default>0</Default>
28610 <Desc> </Desc>
28611 </Param>
28612 <Param type="u" size="1">
28613 <Name>presence rate</Name>
28614 <Default>0x11</Default>
28615 <Desc> </Desc>
28616 </Param>
28617 <Param type="u" size="1">
28618 <Name>auxiliary bit format</Name>
28619 <Default>0</Default>
28620 <Desc> </Desc>
28621 </Param>
28622 <Param type="u" size="1">
28623 <Name>data type</Name>
28624 <Default>0</Default>
28625 <Desc> </Desc>
28626 </Param>
28627 <Param type="u" size="1">
28628 <Name>channel link</Name>
28629 <Default>0</Default>
28630 <Desc> </Desc>
28631 </Param>
28632 <Param type="u" size="1">
28633 <Name>data length</Name>
28634 <Default>4</Default>
28635 <Desc></Desc>
28636 </Param>
28637 </Param>
28638 <Param cond="ch0_mode == 0">
28639 <Param type="s" size="15" prop="h">
28640 <Name></Name>
28641 </Param>
28642 </Param>
28643 <Param type="u" size="1" label="ch1_mode">
28644 <Name>Channel 1</Name>
28645 <Default>2</Default>
28646 <Desc>0-disable 1-TX 2-RX</Desc>
28647 </Param>
28648 <Param cond="ch1_mode!=0">
28649 <Param type="u" size="1">
28650 <Name>Source Device ID</Name>
28651 <Default>5</Default>
28652 <Desc>TX Device logical number</Desc>
28653 </Param>
28654 <Param type="u" size="1">
28655 <Name>Sink Device ID</Name>
28656 <Default>2</Default>
28657 <Desc>RX Device logical number</Desc>
28658 </Param>
28659 <Param type="u" size="1">
28660 <Name>TX Port index</Name>
28661 <Default>4</Default>
28662 <Desc>1-HCI_TX
28663 4-BT_AUDIO_TX_0;5-BT_AUDIO_TX_1
28664 8-FM_AUDIO_TX_0;9-FM_AUDIO_TX_1
28665 </Desc>
28666 </Param>
28667 <Param type="u" size="1">
28668 <Name>RX Port index</Name>
28669 <Default>2</Default>
28670 <Desc>0-HCI_RX
28671 2-BT_AUDIO_RX_0;3-BT_AUDIO_RX_1
28672 6-FM_AUDIO_RX_0;7FM_AUDIO_RX_1
28673 </Desc>
28674 </Param>
28675 <Param type="u" size="1">
28676 <Name>Channel number</Name>
28677 <Default>1</Default>
28678 <Desc>channel number from 0 to 7</Desc>
28679 </Param>
28680
28681 <Param type="u" size="1">
28682 <Name>Transport protocol</Name>
28683 <Default>0</Default>
28684 <Desc></Desc>
28685 </Param>
28686 <Param type="u" size="2">
28687 <Name>segment distribution</Name>
28688 <Default>0x28</Default>
28689 <Desc></Desc>
28690 </Param>
28691 <Param type="u" size="1">
28692 <Name>segment length</Name>
28693 <Default>4</Default>
28694 <Desc> </Desc>
28695 </Param>
28696 <Param type="u" size="1">
28697 <Name>frequency locked</Name>
28698 <Default>0</Default>
28699 <Desc> </Desc>
28700 </Param>
28701 <Param type="u" size="1">
28702 <Name>presence rate</Name>
28703 <Default>0x11</Default>
28704 <Desc> </Desc>
28705 </Param>
28706 <Param type="u" size="1">
28707 <Name>auxiliary bit format</Name>
28708 <Default>0</Default>
28709 <Desc> </Desc>
28710 </Param>
28711 <Param type="u" size="1">
28712 <Name>data type</Name>
28713 <Default>0</Default>
28714 <Desc> </Desc>
28715 </Param>
28716 <Param type="u" size="1">
28717 <Name>channel link</Name>
28718 <Default>0</Default>
28719 <Desc> </Desc>
28720 </Param>
28721 <Param type="u" size="1">
28722 <Name>data length</Name>
28723 <Default>4</Default>
28724 <Desc></Desc>
28725 </Param>
28726 </Param>
28727 <Param cond="ch1_mode == 0">
28728 <Param type="s" size="15" prop="h">
28729 <Name></Name>
28730 </Param>
28731 </Param>
28732 <Param type="u" size="1">
28733 <Name>Subframe mode</Name>
28734 <Default>0xA</Default>
28735 <Desc></Desc>
28736 </Param>
28737 <Param type="u" size="1">
28738 <Name>Clock gear</Name>
28739 <Default>8</Default>
28740 <Desc></Desc>
28741 </Param>
28742
28743 <Param type="R">
28744 <Name>DOT_DBG_Response_Event</Name>
28745 <Default />
28746 <Desc />
28747 </Param>
28748</Command>
28749
28750<Command name="DOT_SLIMbus_Send_Message" type="dc" opcode="0x0048">
28751 <Param type="u" size="1" prop="h">
28752 <Name>Layer</Name>
28753 <Value>0xF0</Value>
28754 </Param>
28755 <Param type="u" size="2">
28756 <Name>Opcode</Name>
28757 <Value>0x0048</Value>
28758 <Desc>DOT SLIMbus send message for Debug purpose</Desc>
28759 </Param>
28760 <Param type="u" size="1" prop="h">
28761 <Name>Length</Name>
28762 <Value>3 + size(dest) + size(data)</Value>
28763 </Param>
28764 <Param type="u" size="1">
28765 <Name>Message ID</Name>
28766 <Default>0x0C</Default>
28767 <Desc />
28768 </Param>
28769 <Param type="u" size="1" prop="h">
28770 <Name>Destination Length</Name>
28771 <Value>size(dest)</Value>
28772 </Param>
28773 <Param type="x" size="input" label="dest">
28774 <Name>Destination</Name>
28775 <Default>"11:22:33:44:55:66"</Default>
28776 <Desc />
28777 </Param>
28778 <Param type="u" size="1" prop="h">
28779 <Name>Payload Length</Name>
28780 <Value>size(data)</Value>
28781 </Param>
28782 <Param type="x" size="input" label="data">
28783 <Name>Data</Name>
28784 <Default>"00:11:22"</Default>
28785 <Desc />
28786 </Param>
28787 <Param type="R">
28788 <Name>DOT_DBG_Response_Event</Name>
28789 <Default />
28790 <Desc />
28791 </Param>
28792</Command>
28793
28794<Command name="DOT_SlimBus_Deep_Sleep" type="dc" opcode="0x0043">
28795 <Param type="u" size="1" prop="h">
28796 <Name>Layer</Name>
28797 <Value>0xF0</Value>
28798 </Param>
28799 <Param type="u" size="2">
28800 <Name>Opcode</Name>
28801 <Value>0x0043</Value>
28802 <Desc>Slimbus Deep Sleep in band and out of band</Desc>
28803 </Param>
28804 <Param type="u" size="1" prop="h">
28805 <Name>Length</Name>
28806 <Value>0x18</Value>
28807 </Param>
28808 <Param type="u" size="4">
28809 <Name>Enable and Protocol</Name>
28810 <Default>5 </Default>
28811 <Desc>0=Disable, 5=SBIS 6=SB Out of Band</Desc>
28812 </Param>
28813 <Param type="u" size="4">
28814 <Name>Just Sleep Time range1</Name>
28815 <Default>0 </Default>
28816 <Desc>ms, Minimum low time for BT_WAKEUP signal. Random LOWER range</Desc>
28817 </Param>
28818 <Param type="u" size="4">
28819 <Name>Just Sleep Time range2</Name>
28820 <Default>100 </Default>
28821 <Desc>ms, Minimum low time for BT_WAKEUP signal. Random UPPER range</Desc>
28822 </Param>
28823 <Param type="u" size="4">
28824 <Name>Just Wake Time range1</Name>
28825 <Default>0 </Default>
28826 <Desc>ms, Minimum high time for BT_WAKEUP signal. Random LOWER range</Desc>
28827 </Param>
28828 <Param type="u" size="4">
28829 <Name>Just Wake Time range2</Name>
28830 <Default>100 </Default>
28831 <Desc>ms, Minimum high time for BT_WAKEUP signal. Random UPPER range</Desc>
28832 </Param>
28833 <Param type="u" size="4">
28834 <Name>Automatic Clock Pause on HCI SUSPENDED</Name>
28835 <Default>0 </Default>
28836 <Desc>Contols whether when both TX and RX are suspended, the DOT automatically sends a clock pause sequence (begin/pause/now). 0: Disable, 1: Enable, 0xFF: Don't change</Desc>
28837 </Param>
28838 <Param type="R">
28839 <Name>DOT_DBG_Response_Event</Name>
28840 <Default />
28841 <Desc />
28842 </Param>
28843</Command>
28844
28845<Command name="DOT_Start" type="dc" opcode="0x000b">
28846 <Param type="u" size="1" prop="h">
28847 <Name>Layer</Name>
28848 <Value>0xF0</Value>
28849 </Param>
28850 <Param type="u" size="2">
28851 <Name>Opcode</Name>
28852 <Value>0x000B</Value>
28853 <Desc>Start Data Generation</Desc>
28854 </Param>
28855 <Param type="u" size="1" prop="h">
28856 <Name>Length</Name>
28857 <Value>0x04</Value>
28858 </Param>
28859 <Param type="h" size="2">
28860 <Name>Connection Handle</Name>
28861 <Default>0x0001</Default>
28862 <Desc />
28863 </Param>
28864 <Param type="u" size="2">
28865 <Name>Test Type</Name>
28866 <Default>3</Default>
28867 <Desc>1=RX 2=TX 3=RX+TX </Desc>
28868 </Param>
28869 <Param type="R">
28870 <Name>DOT_DBG_Response_Event</Name>
28871 <Default />
28872 <Desc />
28873 </Param>
28874</Command>
28875
28876<Command name="DOT_Stop" type="dc" opcode="0x000c">
28877 <Param type="u" size="1" prop="h">
28878 <Name>Layer</Name>
28879 <Value>0xF0</Value>
28880 </Param>
28881 <Param type="u" size="2">
28882 <Name>Opcode</Name>
28883 <Value>0x000C</Value>
28884 <Desc>Stop Data Generation</Desc>
28885 </Param>
28886 <Param type="u" size="1" prop="h">
28887 <Name>Length</Name>
28888 <Value>0x02</Value>
28889 </Param>
28890 <Param type="h" size="2">
28891 <Name>Connection Handle</Name>
28892 <Default>0x0001</Default>
28893 <Desc />
28894 </Param>
28895 <Param type="R">
28896 <Name>DOT_DBG_Response_Event</Name>
28897 <Default />
28898 <Desc />
28899 </Param>
28900</Command>
28901
28902<Command name="DOT_Packet_size" type="dc" opcode="0x000d">
28903 <Param type="u" size="1" prop="h">
28904 <Name>Layer</Name>
28905 <Value>0xF0</Value>
28906 </Param>
28907 <Param type="u" size="2">
28908 <Name>Opcode</Name>
28909 <Value>0x000D</Value>
28910 <Desc>Packet size</Desc>
28911 </Param>
28912 <Param type="u" size="1" prop="h">
28913 <Name>Length</Name>
28914 <Value>0x12</Value>
28915 </Param>
28916 <Param type="h" size="2">
28917 <Name>Connection Handle</Name>
28918 <Default>0x0001</Default>
28919 <Desc />
28920 </Param>
28921 <Param type="u" size="4">
28922 <Name>Unit of packet size</Name>
28923 <Default>0 </Default>
28924 <Desc>0=Packet has a Fix size , 1=Random</Desc>
28925 </Param>
28926 <Param type="u" size="4">
28927 <Name>Fix packet size</Name>
28928 <Default>339 </Default>
28929 <Desc>5-339, Affective only with Fix size</Desc>
28930 </Param>
28931 <Param type="u" size="4">
28932 <Name>Random lower range</Name>
28933 <Default>5 </Default>
28934 <Desc>5-339, Affective only with Random</Desc>
28935 </Param>
28936 <Param type="u" size="4">
28937 <Name>Random upper range</Name>
28938 <Default>339 </Default>
28939 <Desc>5-339, Affective only with Random</Desc>
28940 </Param>
28941 <Param type="R">
28942 <Name>DOT_DBG_Response_Event</Name>
28943 <Default />
28944 <Desc />
28945 </Param>
28946</Command>
28947
28948<Command name="DOT_Rate" type="dc" opcode="0x000e">
28949 <Param type="u" size="1" prop="h">
28950 <Name>Layer</Name>
28951 <Value>0xF0</Value>
28952 </Param>
28953 <Param type="u" size="2">
28954 <Name>Opcode</Name>
28955 <Value>0x000E</Value>
28956 <Desc>Rate</Desc>
28957 </Param>
28958 <Param type="u" size="1" prop="h">
28959 <Name>Length</Name>
28960 <Value>14</Value>
28961 </Param>
28962 <Param type="h" size="2">
28963 <Name>Connection Handle</Name>
28964 <Default>0x0001</Default>
28965 <Desc />
28966 </Param>
28967 <Param type="u" size="4">
28968 <Name>Maximum rate</Name>
28969 <Default>0 </Default>
28970 <Desc>Bit per second. 0= Maximum rate</Desc>
28971 </Param>
28972 <Param type="u" size="4">
28973 <Name>Resolution</Name>
28974 <Default>2 </Default>
28975 <Desc>1=Delay every 1 second, 2=Delay every 8ms</Desc>
28976 </Param>
28977 <Param type="u" size="4">
28978 <Name>Number of Packets</Name>
28979 <Default>0 </Default>
28980 <Desc>limit the number of bt buffers to use in TX. 0=Max buffers, 1 - Max buffers (lowest - highest)</Desc>
28981 </Param>
28982 <Param type="R">
28983 <Name>DOT_DBG_Response_Event</Name>
28984 <Default />
28985 <Desc />
28986 </Param>
28987</Command>
28988
28989<Command name="DOT_L2CAP_Header" type="dc" opcode="0x000f">
28990 <Param type="u" size="1" prop="h">
28991 <Name>Layer</Name>
28992 <Value>0xF0</Value>
28993 </Param>
28994 <Param type="u" size="2">
28995 <Name>Opcode</Name>
28996 <Value>0x000F</Value>
28997 <Desc>L2CAP Header</Desc>
28998 </Param>
28999 <Param type="u" size="1" prop="h">
29000 <Name>Length</Name>
29001 <Value>0x12</Value>
29002 </Param>
29003 <Param type="h" size="2">
29004 <Name>Connection Handle</Name>
29005 <Default>0x0001</Default>
29006 <Desc />
29007 </Param>
29008 <Param type="u" size="2">
29009 <Name>Number of TX channel ID's</Name>
29010 <Default>1 </Default>
29011 <Desc>How many headers are in this list</Desc>
29012 </Param>
29013 <Param type="u" size="2">
29014 <Name>Algoritm to choose an ID</Name>
29015 <Default>1 </Default>
29016 <Desc>0=Cyclyc, 1=Random</Desc>
29017 </Param>
29018 <Param type="u" size="2">
29019 <Name>TX Channel ID #1</Name>
29020 <Default>0x0041</Default>
29021 <Desc />
29022 </Param>
29023 <Param type="u" size="2">
29024 <Name>TX Channel ID #2</Name>
29025 <Default>0xDADA</Default>
29026 <Desc />
29027 </Param>
29028 <Param type="u" size="2">
29029 <Name>TX Channel ID #3</Name>
29030 <Default>0x0042</Default>
29031 <Desc />
29032 </Param>
29033 <Param type="u" size="2">
29034 <Name>TX Channel ID #4</Name>
29035 <Default>0x0043</Default>
29036 <Desc />
29037 </Param>
29038 <Param type="u" size="2">
29039 <Name>TX Channel ID #5</Name>
29040 <Default>0x0044</Default>
29041 <Desc />
29042 </Param>
29043 <Param type="u" size="2">
29044 <Name>A3DP RX channel ID</Name>
29045 <Default>0x0000</Default>
29046 <Desc>0 - No ID</Desc>
29047 </Param>
29048 <Param type="R">
29049 <Name>DOT_DBG_Response_Event</Name>
29050 <Default />
29051 <Desc />
29052 </Param>
29053</Command>
29054
29055<Command name="DOT_Host_Flow_Control_Rate" type="dc" opcode="0x0014">
29056 <Param type="u" size="1" prop="h">
29057 <Name>Layer</Name>
29058 <Value>0xF0</Value>
29059 </Param>
29060 <Param type="u" size="2">
29061 <Name>Opcode</Name>
29062 <Value>0x0014</Value>
29063 <Desc>Host flow control Rate</Desc>
29064 </Param>
29065 <Param type="u" size="1" prop="h">
29066 <Name>Length</Name>
29067 <Value>6</Value>
29068 </Param>
29069 <Param type="h" size="2">
29070 <Name>Connection Handle</Name>
29071 <Default>0x0001</Default>
29072 <Desc />
29073 </Param>
29074 <Param type="u" size="4">
29075 <Name>Maximum rate</Name>
29076 <Default>0 </Default>
29077 <Desc>Bit per second. 0= Maximum rate</Desc>
29078 </Param>
29079 <Param type="R">
29080 <Name>DOT_DBG_Response_Event</Name>
29081 <Default />
29082 <Desc />
29083 </Param>
29084</Command>
29085
29086<Command name="DOT_Configure_ACL" type="dc" opcode="0x002C">
29087 <Param type="u" size="1" prop="h">
29088 <Name>Layer</Name>
29089 <Value>0xF0</Value>
29090 </Param>
29091 <Param type="u" size="2">
29092 <Name>Opcode</Name>
29093 <Value>0x2C</Value>
29094 <Desc>ACL Header</Desc>
29095 </Param>
29096 <Param type="u" size="1" prop="h">
29097 <Name>Length</Name>
29098 <Value>0x10</Value>
29099 </Param>
29100 <Param type="h" size="2">
29101 <Name>Connection Handle</Name>
29102 <Default>0x0001</Default>
29103 <Desc />
29104 </Param>
29105 <Param type="u" size="2" label="mode">
29106 <Name>Configure ACL Header</Name>
29107 <Default>1</Default>
29108 <Desc>0-Set header with fixed params 1-Set header according to the following params</Desc>
29109 </Param>
29110 <Param cond="mode==1">
29111 <Param type="u" size="2">
29112 <Name>ACL Boundary</Name>
29113 <Default>2</Default>
29114 <Desc>0-Force Start 1-Force Continuation 2-Auto according to the L2CAP packet size</Desc>
29115 </Param>
29116 <Param type="u" size="2">
29117 <Name>ACL Automatically Flushable</Name>
29118 <Default>1</Default>
29119 <Desc>0=No, 1=Yes.</Desc>
29120 </Param>
29121 <Param type="u" size="4" valtype="BroadcastTypes">
29122 <Name>ACL Broadcast flag</Name>
29123 <Default>0</Default>
29124 <Desc>0-No broadcast 1-active 2-all</Desc>
29125 </Param>
29126 <Param type="u" size="4">
29127 <Name>L2CAP Payload Size</Name>
29128 <Default>1021</Default>
29129 <Desc>Packet size in bytes.</Desc>
29130 </Param>
29131 </Param>
29132 <Param cond="mode == 0">
29133 <Param type="s" size="12" prop="h">
29134 <Name></Name>
29135 </Param>
29136 </Param>
29137 <Param type="R">
29138 <Name>DOT_DBG_Response_Event</Name>
29139 <Default />
29140 <Desc />
29141 </Param>
29142</Command>
29143
29144<Command name="DOT_Generate_GPS_Data" type="dc" opcode="0x002D">
29145 <Param type="u" size="1" prop="h">
29146 <Name>Layer</Name>
29147 <Value>0xF0</Value>
29148 </Param>
29149 <Param type="u" size="2">
29150 <Name>Opcode</Name>
29151 <Value>0x2D</Value>
29152 <Desc>GPS data</Desc>
29153 </Param>
29154 <Param type="u" size="1" prop="h">
29155 <Name>Length</Name>
29156 <Value>0x0A</Value>
29157 </Param>
29158 <Param type="u" size="2" label="start">
29159 <Name>Start Test</Name>
29160 <Default>1</Default>
29161 <Desc>0-Stop test, 1-Start test</Desc>
29162 </Param>
29163 <Param cond="start==1">
29164 <Param type="u" size="2">
29165 <Name>Min Packet length</Name>
29166 <Default>800</Default>
29167 <Desc>1-Max packet length in bytes</Desc>
29168 </Param>
29169 <Param type="u" size="2">
29170 <Name>Max Packet length</Name>
29171 <Default>2000</Default>
29172 <Desc>(bytes)</Desc>
29173 </Param>
29174 <Param type="u" size="4">
29175 <Name>Interval</Name>
29176 <Default>1000</Default>
29177 <Desc>time in between packets (millisec)</Desc>
29178 </Param>
29179 </Param>
29180 <Param cond="start == 0">
29181 <Param type="s" size="8" prop="h">
29182 <Name></Name>
29183 </Param>
29184 </Param>
29185 <Param type="R">
29186 <Name>DOT_DBG_Response_Event</Name>
29187 <Default />
29188 <Desc />
29189 </Param>
29190</Command>
29191
29192<Command name="DOT_Configure_ACL_Buffers" type="dc" opcode="0x002F">
29193 <Param type="u" size="1" prop="h">
29194 <Name>Layer</Name>
29195 <Value>0xF0</Value>
29196 </Param>
29197 <Param type="u" size="2">
29198 <Name>Opcode</Name>
29199 <Value>0x2F</Value>
29200 <Desc>Configure ACL buffers</Desc>
29201 </Param>
29202 <Param type="u" size="1" prop="h">
29203 <Name>Length</Name>
29204 <Value>0x4</Value>
29205 </Param>
29206 <Param type="u" size="2">
29207 <Name>TX Buffer Length</Name>
29208 <Default>1021</Default>
29209 <Desc>10 to 1021 (default 1021 = 5 buffers)</Desc>
29210 </Param>
29211 <Param type="u" size="2">
29212 <Name>RX Buffer Length</Name>
29213 <Default>1021</Default>
29214 <Desc>10 to 1021 (default 1021 = 6 buffers)</Desc>
29215 </Param>
29216 <Param type="R">
29217 <Name>DOT_DBG_Response_Event</Name>
29218 <Default />
29219 <Desc />
29220 </Param>
29221</Command>
29222
29223<!-- ================================================================== -->
29224<Command name="Custom Commands" type="gb" />
29225<!-- ================================================================== -->
29226
29227<Command name="Bulk" type="cc">
29228 <Param type="x" size="input">
29229 <Name>Data</Name>
29230 <Default>"00:11:22"</Default>
29231 <Desc></Desc>
29232 </Param>
29233</Command>
29234
29235<Command name="HCI_SCO_Data" type="cc">
29236 <Param type="u" size="1" prop="h">
29237 <Name>Layer</Name>
29238 <Value>0x03</Value>
29239 </Param>
29240 <Param type="h" size="2">
29241 <Name>Handle</Name>
29242 <Default>SCO_Handle</Default>
29243 <Desc></Desc>
29244 </Param>
29245 <Param type="u" size="1" prop="h">
29246 <Name>Length</Name>
29247 <Value>size(data)</Value>
29248 <Desc></Desc>
29249 </Param>
29250 <Param type="x" size="input" label="data">
29251 <Name>SCO Data</Name>
29252 <Default>"00:11:22"</Default>
29253 <Desc></Desc>
29254 </Param>
29255</Command>
29256
29257<Command name="HCI_SCO_Text" type="cc">
29258 <Param type="u" size="1" prop="h">
29259 <Name>Layer</Name>
29260 <Value>0x03</Value>
29261 </Param>
29262 <Param type="h" size="2">
29263 <Name>Handle</Name>
29264 <Default>SCO_Handle</Default>
29265 <Desc></Desc>
29266 </Param>
29267 <Param type="u" size="1" prop="h">
29268 <Name>Length</Name>
29269 <Value>size(data)</Value>
29270 <Desc></Desc>
29271 </Param>
29272 <Param type="s" size="input" label="data">
29273 <Name>SCO Text</Name>
29274 <Default>"Hello Bluetooth"</Default>
29275 <Desc></Desc>
29276 </Param>
29277</Command>
29278
29279<Command name="Bulk_Event" type="ce">
29280 <Param type="t">
29281 <Name>Timeout</Name>
29282 <Default>5000</Default>
29283 <Desc>Time in msec to wait for the event</Desc>
29284 </Param>
29285 <Param type="x" size="input">
29286 <Name>Data</Name>
29287 <Default>"00:11:22"</Default>
29288 <Desc></Desc>
29289 </Param>
29290</Command>
29291
29292<Command name="Any_HCI_Event" type="ce">
29293 <Param type="t">
29294 <Name>Timeout</Name>
29295 <Default>5000</Default>
29296 <Desc>Time in msec to wait for the event</Desc>
29297 </Param>
29298 <Param type="u" size="1" prop="h">
29299 <Name>Layer</Name>
29300 <Value>0x04</Value>
29301 </Param>
29302 <Param type="u" size="1">
29303 <Name>Event Type</Name>
29304 <Default>Any</Default>
29305 <Desc></Desc>
29306 </Param>
29307 <Param type="u" size="1" prop="h">
29308 <Name>Param Length</Name>
29309 <Value>size(data)</Value>
29310 <Desc></Desc>
29311 </Param>
29312 <Param type="x" size="input" label="data">
29313 <Name>Parameters</Name>
29314 <Default>"00:11:22"</Default>
29315 <Desc></Desc>
29316 </Param>
29317</Command>
29318
29319<Command name="HCI_SCO_Data_Event" type="ce">
29320 <Param type="t">
29321 <Name>Timeout</Name>
29322 <Default>5000</Default>
29323 <Desc>Time in msec to wait for the event</Desc>
29324 </Param>
29325 <Param type="u" size="1" prop="h">
29326 <Name>Layer</Name>
29327 <Value>0x03</Value>
29328 </Param>
29329 <Param type="h" size="2">
29330 <Name>Handle</Name>
29331 <Default>SCO_Handle</Default>
29332 <Desc></Desc>
29333 </Param>
29334 <Param type="u" size="1" prop="h">
29335 <Name>Length</Name>
29336 <Value>size(data)</Value>
29337 <Desc></Desc>
29338 </Param>
29339 <Param type="x" size="input" label="data">
29340 <Name>SCO Data</Name>
29341 <Default>"00:11:22"</Default>
29342 <Desc></Desc>
29343 </Param>
29344</Command>
29345
29346<!-- ================================================================== -->
29347<Command name="Macroes" type="gb" />
29348<!-- ================================================================== -->
29349
29350<Command name="Reset_Logger" type="vc">
29351 <Macro><![CDATA[
29352 Execute True, "C:\Program Files\ResetLooger\ResetLooger.exe", "", ""
29353 ]]></Macro>
29354</Command>
29355
29356<Command name="Set_IO_Pin_Mux_BTIP" type="sc">
29357
29358 <Cat>Spec 1.1</Cat>
29359
29360 <Macro><![CDATA[
29361 _IO_Pin_Number = %1
29362 _Mux_Select = %2
29363 _BitShift = _IO_Pin_Number % 4
29364 If _BitShift == 0 Then
29365 _BitShift = 4
29366 End If
29367 _BitsToSend = _Mux_Select << 4*(_BitShift-1)
29368 _BitsMask = 15 << 4*(_BitShift-1)
29369 _Pin_Group = (_IO_Pin_Number-1) / 4
29370 _Register_Address = 0x200Ef510 + (_Pin_Group << 1)
29371 log "Pin Number 0x%x", _IO_Pin_Number
29372 log "Mux_Select 0x%x", _Mux_Select
29373 log "_BitShift 0x%x", _BitShift
29374 log "_BitsToSend 0x%x", _BitsToSend
29375 log "_BitsMask 0x%x", _BitsMask
29376 log "_Pin_Group 0x%x", _Pin_Group
29377 log "_Register_Address 0x%x", _Register_Address
29378
29379
29380 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, _Register_Address, _BitsToSend, _BitsMask
29381 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
29382
29383 ]]></Macro>
29384
29385 <Param type="u" size="1" label="Pin_Name" valtype="PinName_btip">
29386 <Name>Pin Name</Name>
29387 <Default>1</Default>
29388 <Desc>Select pin to Mux</Desc>
29389 </Param>
29390 <Param cond="Pin_Name==1">
29391 <Param type="u" size="1" valtype="AUD_IN_btip">
29392 <Name>AUD_IN Pin mux</Name>
29393 <Default>0x00</Default>
29394 <Desc>AUD_IN Pin mux</Desc>
29395 </Param>
29396 </Param>
29397 <Param cond="Pin_Name==2">
29398 <Param type="u" size="1" valtype="AUD_OUT_btip">
29399 <Name>AUD_OUT Pin mux</Name>
29400 <Default>0x00</Default>
29401 <Desc>AUD_OUT Pin mux</Desc>
29402 </Param>
29403 </Param>
29404 <Param cond="Pin_Name==3">
29405 <Param type="u" size="1" valtype="AUD_CLK_btip">
29406 <Name>AUD_CLK Pin mux</Name>
29407 <Default>0x00</Default>
29408 <Desc>AUD_CLK Pin mux</Desc>
29409 </Param>
29410 </Param>
29411 <Param cond="Pin_Name==4">
29412 <Param type="u" size="1" valtype="AUD_FSYNC_btip">
29413 <Name>AUD_FSYNC Pin mux</Name>
29414 <Default>0x00</Default>
29415 <Desc>AUD_FSYNC Pin mux</Desc>
29416 </Param>
29417 </Param>
29418
29419 <Param cond="Pin_Name==6">
29420 <Param type="u" size="1" valtype="TX_HCI_btip">
29421 <Name>TX_HCI Pin mux</Name>
29422 <Default>0x00</Default>
29423 <Desc>TX_HCI Pin mux</Desc>
29424 </Param>
29425 </Param>
29426 <Param cond="Pin_Name==7">
29427 <Param type="u" size="1" valtype="RX_HCI_btip">
29428 <Name>RX_HCI Pin mux</Name>
29429 <Default>0x00</Default>
29430 <Desc>TX_HCI Pin mux</Desc>
29431 </Param>
29432 </Param>
29433 <Param cond="Pin_Name==8">
29434 <Param type="u" size="1" valtype="CTS_HCI_btip">
29435 <Name>CTS_HCI Pin mux</Name>
29436 <Default>0x00</Default>
29437 <Desc>CTS_HCI Pin mux</Desc>
29438 </Param>
29439 </Param>
29440 <Param cond="Pin_Name==9">
29441 <Param type="u" size="1" valtype="RTS_HCI_btip">
29442 <Name>RTS_HCI Pin mux</Name>
29443 <Default>0x00</Default>
29444 <Desc>RTS_HCI Pin mux</Desc>
29445 </Param>
29446 </Param>
29447 <Param cond="Pin_Name==10">
29448 <Param type="u" size="1" valtype="BT_FUNC_1_btip">
29449 <Name>BT_FUNC_1 Pin mux</Name>
29450 <Default>0x00</Default>
29451 <Desc>BT_FUNC1 Pin mux</Desc>
29452 </Param>
29453 </Param>
29454 <Param cond="Pin_Name==11">
29455 <Param type="u" size="1" valtype="BT_FUNC_2_btip">
29456 <Name>BT_FUNC_2 Pin mux</Name>
29457 <Default>0x00</Default>
29458 <Desc>BT_FUNC2 Pin mux</Desc>
29459 </Param>
29460 </Param>
29461
29462 <Param cond="Pin_Name==12">
29463 <Param type="u" size="1" valtype="BT_FUNC_3_btip">
29464 <Name>BT_FUNC_3 Pin mux</Name>
29465 <Default>0x00</Default>
29466 <Desc>BT_FUNC3 Pin mux</Desc>
29467 </Param>
29468 </Param>
29469
29470 <Param cond="Pin_Name==13">
29471 <Param type="u" size="1" valtype="BT_FUNC_4_btip">
29472 <Name>BT_FUNC_4 Pin mux</Name>
29473 <Default>0x00</Default>
29474 <Desc>BT_FUNC4 Pin mux</Desc>
29475 </Param>
29476 </Param>
29477
29478 <Param cond="Pin_Name==14">
29479 <Param type="u" size="1" valtype="BT_FUNC_5_btip">
29480 <Name>BT_FUNC_5 Pin mux</Name>
29481 <Default>0x00</Default>
29482 <Desc>BT_FUNC5 Pin mux</Desc>
29483 </Param>
29484 </Param>
29485
29486 <Param cond="Pin_Name==15">
29487 <Param type="u" size="1" valtype="BT_FUNC_6_btip">
29488 <Name>BT_FUNC_1 Pin mux</Name>
29489 <Default>0x00</Default>
29490 <Desc>BT_FUNC6 Pin mux</Desc>
29491 </Param>
29492 </Param>
29493
29494 <Param cond="Pin_Name==16">
29495 <Param type="u" size="1" valtype="BT_FUNC_7_btip">
29496 <Name>BT_FUNC_7 Pin mux</Name>
29497 <Default>0x00</Default>
29498 <Desc>BT_FUNC1 Pin mux</Desc>
29499 </Param>
29500 </Param>
29501
29502 <Param cond="Pin_Name==17">
29503 <Param type="u" size="1" valtype="BT_FUNC_8_btip">
29504 <Name>BT_FUNC_8 Pin mux</Name>
29505 <Default>0x00</Default>
29506 <Desc>BT_FUNC8 Pin mux</Desc>
29507 </Param>
29508 </Param>
29509
29510 <Param cond="Pin_Name==18">
29511 <Param type="u" size="1" valtype="BT_FUNC_9_btip">
29512 <Name>BT_FUNC_1 Pin mux</Name>
29513 <Default>0x00</Default>
29514 <Desc>BT_FUNC1 Pin mux</Desc>
29515 </Param>
29516 </Param>
29517
29518 <Param cond="Pin_Name==19">
29519 <Param type="u" size="1" valtype="BT_FUNC_10_btip">
29520 <Name>BT_FUNC_10 Pin mux</Name>
29521 <Default>0x00</Default>
29522 <Desc>BT_FUNC10 Pin mux</Desc>
29523 </Param>
29524 </Param>
29525</Command>
29526
29527<Command name="Set_IO_Pin_Mux_Orca_top" type="sc">
29528
29529 <Cat>Spec 1.1</Cat>
29530
29531 <Macro><![CDATA[
29532 _IO_Pin_Number = %1
29533 _Mux_Select = %2
29534 _BitShift = ((_IO_Pin_Number-1) % 2) * 8
29535 _BitsToSend = _Mux_Select << _BitShift
29536 _BitsMask = 15 << _BitShift
29537 _Pin_Group = (_IO_Pin_Number-1) / 2
29538 _Register_Address = 0x1a7c80 + (_Pin_Group << 1)
29539 If _Register_Address == 0x1a7c94 Then
29540 _Register_Address = 0x1a7c9A
29541 End If
29542 If _Register_Address == 0x1a7c8e Then
29543 _Register_Address = 0x1a7c94
29544 End If
29545 If _Register_Address == 0x1a7c90 Then
29546 _Register_Address = 0x1a7c96
29547 End If
29548 If _Register_Address == 0x1a7c92 Then
29549 _Register_Address = 0x1a7c98
29550 End If
29551
29552 log "Pin Number 0x%x", _IO_Pin_Number
29553 log "Mux_Select 0x%x", _Mux_Select
29554 log "_BitShift 0x%x", _BitShift
29555 log "_BitsToSend 0x%x", _BitsToSend
29556 log "_BitsMask 0x%x", _BitsMask
29557 log "_Pin_Group 0x%x", _Pin_Group
29558 log "_Register_Address 0x%x", _Register_Address
29559
29560
29561 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, _Register_Address, _BitsToSend, _BitsMask
29562 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
29563
29564 ]]></Macro>
29565
29566 <Param type="u" size="1" label="Pin_Name" valtype="PinName_orca">
29567 <Name>Pin Name</Name>
29568 <Default>1</Default>
29569 <Desc>Select pin to Mux</Desc>
29570 </Param>
29571 <Param cond="Pin_Name==1">
29572 <Param type="u" size="1" valtype="TX_HCI_orca">
29573 <Name>TX_HCI Pin mux</Name>
29574 <Default>0x00</Default>
29575 <Desc>TX_HCI Pin mux</Desc>
29576 </Param>
29577 </Param>
29578 <Param cond="Pin_Name==2">
29579 <Param type="u" size="1" valtype="RX_HCI_orca">
29580 <Name>RX_HCI Pin mux</Name>
29581 <Default>0x00</Default>
29582 <Desc>RX_HCI Pin mux</Desc>
29583 </Param>
29584 </Param>
29585 <Param cond="Pin_Name==3">
29586 <Param type="u" size="1" valtype="CTS_HCI_orca">
29587 <Name>CTS_HCI Pin mux</Name>
29588 <Default>0x00</Default>
29589 <Desc>CTS_HCI Pin mux</Desc>
29590 </Param>
29591 </Param>
29592 <Param cond="Pin_Name==4">
29593 <Param type="u" size="1" valtype="RTS_HCI_orca">
29594 <Name>RTS_HCI Pin mux</Name>
29595 <Default>0x00</Default>
29596 <Desc>RTS_HCI Pin mux</Desc>
29597 </Param>
29598 </Param>
29599
29600 <Param cond="Pin_Name==5">
29601 <Param type="u" size="1" valtype="AUD_IN_orca">
29602 <Name>AUD_IN Pin mux</Name>
29603 <Default>0x00</Default>
29604 <Desc>AUD_IN Pin mux</Desc>
29605 </Param>
29606 </Param>
29607 <Param cond="Pin_Name==6">
29608 <Param type="u" size="1" valtype="AUD_OUT_orca">
29609 <Name>AUD_OUT Pin mux</Name>
29610 <Default>0x00</Default>
29611 <Desc>AUD_OUT Pin mux</Desc>
29612 </Param>
29613 </Param>
29614 <Param cond="Pin_Name==7">
29615 <Param type="u" size="1" valtype="AUD_CLK_orca">
29616 <Name>AUD_CLK Pin mux</Name>
29617 <Default>0x00</Default>
29618 <Desc>AUD_CLK Pin mux</Desc>
29619 </Param>
29620 </Param>
29621 <Param cond="Pin_Name==8">
29622 <Param type="u" size="1" valtype="AUD_FSYNC_orca">
29623 <Name>AUD_FSYNC Pin mux</Name>
29624 <Default>0x00</Default>
29625 <Desc>AUD_FSYNC Pin mux</Desc>
29626 </Param>
29627 </Param>
29628 <Param cond="Pin_Name==9">
29629 <Param type="u" size="1" valtype="BT_FUNC_1_orca">
29630 <Name>BT_FUNC_1 Pin mux</Name>
29631 <Default>0x00</Default>
29632 <Desc>BT_FUNC1 Pin mux</Desc>
29633 </Param>
29634 </Param>
29635 <Param cond="Pin_Name==10">
29636 <Param type="u" size="1" valtype="BT_FUNC_2_orca">
29637 <Name>BT_FUNC_2 Pin mux</Name>
29638 <Default>0x00</Default>
29639 <Desc>BT_FUNC2 Pin mux</Desc>
29640 </Param>
29641 </Param>
29642
29643 <Param cond="Pin_Name==11">
29644 <Param type="u" size="1" valtype="TX_DBG_orca">
29645 <Name>TX_DBG Pin mux</Name>
29646 <Default>0x00</Default>
29647 <Desc>TX_DBG Pin mux</Desc>
29648 </Param>
29649 </Param>
29650
29651 <Param cond="Pin_Name==12">
29652 <Param type="u" size="1" valtype="BT_FUNC_4_orca">
29653 <Name>BT_FUNC_4 Pin mux</Name>
29654 <Default>0x00</Default>
29655 <Desc>BT_FUNC4 Pin mux</Desc>
29656 </Param>
29657 </Param>
29658
29659 <Param cond="Pin_Name==13">
29660 <Param type="u" size="1" valtype="BT_FUNC_6_orca">
29661 <Name>BT_FUNC_6 Pin mux</Name>
29662 <Default>0x00</Default>
29663 <Desc>BT_FUNC6 Pin mux</Desc>
29664 </Param>
29665 </Param>
29666
29667 <Param cond="Pin_Name==14">
29668 <Param type="u" size="1" valtype="BT_FUNC_7_orca">
29669 <Name>BT_FUNC_7 Pin mux</Name>
29670 <Default>0x00</Default>
29671 <Desc>BT_FUNC_7 Pin mux</Desc>
29672 </Param>
29673 </Param>
29674
29675 <Param cond="Pin_Name==15">
29676 <Param type="u" size="1" valtype="CLK_REQ_OUT_orca">
29677 <Name>CLK_REQ_OUT Pin mux</Name>
29678 <Default>0x00</Default>
29679 <Desc>CLK_REQ_OUT Pin mux</Desc>
29680 </Param>
29681 </Param>
29682
29683 <Param cond="Pin_Name==16">
29684 <Param type="u" size="1" valtype="FM_IRQ_orca">
29685 <Name>FM_IRQ Pin mux</Name>
29686 <Default>0x00</Default>
29687 <Desc>FM_IRQ Pin mux</Desc>
29688 </Param>
29689 </Param>
29690
29691 <Param cond="Pin_Name==17">
29692 <Param type="u" size="1" valtype="FM_SCL_orca">
29693 <Name>FM_SCL Pin mux</Name>
29694 <Default>0x00</Default>
29695 <Desc>FM_SCL Pin mux</Desc>
29696 </Param>
29697 </Param>
29698
29699 <Param cond="Pin_Name==18">
29700 <Param type="u" size="1" valtype="FM_SDA_orca">
29701 <Name>FM_SDA Pin mux</Name>
29702 <Default>0x00</Default>
29703 <Desc>FM_SDA Pin mux</Desc>
29704 </Param>
29705 </Param>
29706 <Param cond="Pin_Name==19">
29707 <Param type="u" size="1" valtype="FM_I2S_DI_orca">
29708 <Name>FM_I2S_DI Pin mux</Name>
29709 <Default>0x00</Default>
29710 <Desc>FM_I2S_DI Pin mux</Desc>
29711 </Param>
29712 </Param>
29713 <Param cond="Pin_Name==20">
29714 <Param type="u" size="1" valtype="FM_I2S_DO_orca">
29715 <Name>FM_I2S_DO Pin mux</Name>
29716 <Default>0x00</Default>
29717 <Desc>FM_I2S_DO Pin mux</Desc>
29718 </Param>
29719 </Param>
29720 <Param cond="Pin_Name==21">
29721 <Param type="u" size="1" valtype="FM_I2S_CLK_orca">
29722 <Name>FM_I2S_CLK Pin mux</Name>
29723 <Default>0x00</Default>
29724 <Desc>FM_I2S_CLK Pin mux</Desc>
29725 </Param>
29726 </Param>
29727 <Param cond="Pin_Name==22">
29728 <Param type="u" size="1" valtype="FM_I2S_WS_orca">
29729 <Name>FM_I2S_WS Pin mux</Name>
29730 <Default>0x00</Default>
29731 <Desc>FM_I2S_WS Pin mux</Desc>
29732 </Param>
29733 </Param>
29734</Command>
29735
29736<Command name="Set_IO_Pin_Mux_Quattro_top" type="sc">
29737
29738 <Cat>Spec 1.1</Cat>
29739
29740 <Macro><![CDATA[
29741 _IO_Pin_Number = %1
29742 _Mux_Select = %2
29743 _BitShift = ((_IO_Pin_Number-1) % 2) * 8
29744 _BitsToSend = _Mux_Select << _BitShift
29745 _BitsMask = 15 << _BitShift
29746 _Pin_Group = (_IO_Pin_Number-1) / 2
29747 _Register_Address = 0x1a7c80 + (_Pin_Group << 1)
29748 If _Register_Address == 0x1a7c92 Then
29749 _Register_Address = 0x1a7c94
29750 End If
29751 If _Register_Address == 0x1a7c9E Then
29752 _Register_Address = 0x1a7cA2
29753 End If
29754 If _Register_Address == 0x1a7cA0 Then
29755 _Register_Address = 0x1a7cA2
29756 End If
29757 log "Pin Number 0x%x", _IO_Pin_Number
29758 log "Mux_Select 0x%x", _Mux_Select
29759 log "_BitShift 0x%x", _BitShift
29760 log "_BitsToSend 0x%x", _BitsToSend
29761 log "_BitsMask 0x%x", _BitsMask
29762 log "_Pin_Group 0x%x", _Pin_Group
29763 log "_Register_Address 0x%x", _Register_Address
29764
29765
29766 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, _Register_Address, _BitsToSend, _BitsMask
29767 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
29768
29769 ]]></Macro>
29770
29771 <Param type="u" size="1" label="Pin_Name" valtype="PinName_Quattro">
29772 <Name>Pin Name</Name>
29773 <Default>1</Default>
29774 <Desc>Select pin to Mux</Desc>
29775 </Param>
29776 <Param cond="Pin_Name==1">
29777 <Param type="u" size="1" valtype="TX_HCI_Quattro">
29778 <Name>TX_HCI Pin mux</Name>
29779 <Default>0x00</Default>
29780 <Desc>TX_HCI Pin mux</Desc>
29781 </Param>
29782 </Param>
29783 <Param cond="Pin_Name==2">
29784 <Param type="u" size="1" valtype="RX_HCI_Quattro">
29785 <Name>RX_HCI Pin mux</Name>
29786 <Default>0x00</Default>
29787 <Desc>RX_HCI Pin mux</Desc>
29788 </Param>
29789 </Param>
29790 <Param cond="Pin_Name==3">
29791 <Param type="u" size="1" valtype="CTS_HCI_Quattro">
29792 <Name>CTS_HCI Pin mux</Name>
29793 <Default>0x00</Default>
29794 <Desc>CTS_HCI Pin mux</Desc>
29795 </Param>
29796 </Param>
29797
29798 <Param cond="Pin_Name==4">
29799 <Param type="u" size="1" valtype="RTS_HCI_Quattro">
29800 <Name>RTS_HCI Pin mux</Name>
29801 <Default>0x00</Default>
29802 <Desc>RTS_HCI Pin mux</Desc>
29803 </Param>
29804 </Param>
29805
29806 <Param cond="Pin_Name==5">
29807 <Param type="u" size="1" valtype="AUD_IN_Quattro">
29808 <Name>AUD_IN Pin mux</Name>
29809 <Default>0x00</Default>
29810 <Desc>AUD_IN Pin mux</Desc>
29811 </Param>
29812 </Param>
29813
29814 <Param cond="Pin_Name==6">
29815 <Param type="u" size="1" valtype="AUD_OUT_Quattro">
29816 <Name>AUD_OUT Pin mux</Name>
29817 <Default>0x00</Default>
29818 <Desc>AUD_OUT Pin mux</Desc>
29819 </Param>
29820 </Param>
29821
29822 <Param cond="Pin_Name==7">
29823 <Param type="u" size="1" valtype="AUD_CLK_Quattro">
29824 <Name>AUD_CLK Pin mux</Name>
29825 <Default>0x00</Default>
29826 <Desc>AUD_CLK Pin mux</Desc>
29827 </Param>
29828 </Param>
29829
29830 <Param cond="Pin_Name==8">
29831 <Param type="u" size="1" valtype="AUD_FSYNC_Quattro">
29832 <Name>AUD_FSYNC Pin mux</Name>
29833 <Default>0x00</Default>
29834 <Desc>AUD_FSYNC Pin mux</Desc>
29835 </Param>
29836 </Param>
29837
29838 <Param cond="Pin_Name==9">
29839 <Param type="u" size="1" valtype="BT_FUNC_1_Quattro">
29840 <Name>BT_FUNC_1 Pin mux</Name>
29841 <Default>0x00</Default>
29842 <Desc>BT_FUNC_1 Pin mux</Desc>
29843 </Param>
29844 </Param>
29845
29846 <Param cond="Pin_Name==10">
29847 <Param type="u" size="1" valtype="BT_FUNC_2_Quattro">
29848 <Name>BT_FUNC_2 Pin mux</Name>
29849 <Default>0x00</Default>
29850 <Desc>BT_FUNC_2 Pin mux</Desc>
29851 </Param>
29852 </Param>
29853
29854 <Param cond="Pin_Name==11">
29855 <Param type="u" size="1" valtype="BT_FUNC_5_Quattro">
29856 <Name>BT_FUNC_5 Pin mux</Name>
29857 <Default>0x00</Default>
29858 <Desc>BT_FUNC_5 Pin mux</Desc>
29859 </Param>
29860 </Param>
29861
29862 <Param cond="Pin_Name==12">
29863 <Param type="u" size="1" valtype="BT_FUNC_3_Quattro">
29864 <Name>BT_FUNC_3 Pin mux</Name>
29865 <Default>0x00</Default>
29866 <Desc>BT_FUNC_3 Pin mux</Desc>
29867 </Param>
29868 </Param>
29869
29870 <Param cond="Pin_Name==13">
29871 <Param type="u" size="1" valtype="BT_FUNC_6_Quattro">
29872 <Name>BT_FUNC_6 Pin mux</Name>
29873 <Default>0x00</Default>
29874 <Desc>BT_FUNC_6 Pin mux</Desc>
29875 </Param>
29876 </Param>
29877
29878 <Param cond="Pin_Name==14">
29879 <Param type="u" size="1" valtype="BT_FUNC_7_Quattro">
29880 <Name>BT_FUNC_7 Pin mux</Name>
29881 <Default>0x00</Default>
29882 <Desc>BT_FUNC_7 Pin mux</Desc>
29883 </Param>
29884 </Param>
29885
29886 <Param cond="Pin_Name==15">
29887 <Param type="u" size="1" valtype="SB_DATA_Quattro">
29888 <Name>SB_DATA Pin mux</Name>
29889 <Default>0x00</Default>
29890 <Desc>SB_DATA Pin mux</Desc>
29891 </Param>
29892 </Param>
29893
29894 <Param cond="Pin_Name==16">
29895 <Param type="u" size="1" valtype="SB_CLK_Quattro">
29896 <Name>CSB_CLK Pin mux</Name>
29897 <Default>0x00</Default>
29898 <Desc>SB_CLK Pin mux</Desc>
29899 </Param>
29900 </Param>
29901
29902 <Param cond="Pin_Name==17">
29903 <Param type="u" size="1" valtype="WL_TX_Quattro">
29904 <Name>WL_TX Pin mux</Name>
29905 <Default>0x00</Default>
29906 <Desc>WL_TX Pin mux</Desc>
29907 </Param>
29908 </Param>
29909
29910 <Param cond="Pin_Name==18">
29911 <Param type="u" size="1" valtype="WL_RX_Quattro">
29912 <Name>WL_RX Pin mux</Name>
29913 <Default>0x00</Default>
29914 <Desc>WL_RX Pin mux</Desc>
29915 </Param>
29916 </Param>
29917
29918 <Param cond="Pin_Name==21">
29919 <Param type="u" size="1" valtype="FREF_CLK_REQ_Quattro">
29920 <Name>FREF_CLK_REQ Pin mux</Name>
29921 <Default>0x00</Default>
29922 <Desc>FREF_CLK_REQ Pin mux</Desc>
29923 </Param>
29924 </Param>
29925
29926 <Param cond="Pin_Name==25">
29927 <Param type="u" size="1" valtype="FM_I2S_DI_Quattro">
29928 <Name>FM_I2S_DI Pin mux</Name>
29929 <Default>0x00</Default>
29930 <Desc>FM_I2S_DI Pin mux</Desc>
29931 </Param>
29932 </Param>
29933
29934 <Param cond="Pin_Name==26">
29935 <Param type="u" size="1" valtype="FM_I2S_DO_Quattro">
29936 <Name>FM_I2S_DO Pin mux</Name>
29937 <Default>0x00</Default>
29938 <Desc>FM_I2S_DO Pin mux</Desc>
29939 </Param>
29940 </Param>
29941
29942 <Param cond="Pin_Name==27">
29943 <Param type="u" size="1" valtype="FM_I2S_CLK_Quattro">
29944 <Name>FM_I2S_CLK Pin mux</Name>
29945 <Default>0x00</Default>
29946 <Desc>FM_I2S_CLK Pin mux</Desc>
29947 </Param>
29948 </Param>
29949
29950 <Param cond="Pin_Name==28">
29951 <Param type="u" size="1" valtype="FM_I2S_WS_Quattro">
29952 <Name>FM_I2S_WS Pin mux</Name>
29953 <Default>0x00</Default>
29954 <Desc>FM_I2S_WS Pin mux</Desc>
29955 </Param>
29956 </Param>
29957
29958 <Param cond="Pin_Name==30">
29959 <Param type="u" size="1" valtype="SPI_CSX_Quattro">
29960 <Name>SPI_CSX Pin mux</Name>
29961 <Default>0x00</Default>
29962 <Desc>SPI_CSX Pin mux</Desc>
29963 </Param>
29964 </Param>
29965
29966 <Param cond="Pin_Name==35">
29967 <Param type="u" size="1" valtype="WLAN_IRQ_Quattro">
29968 <Name>WLAN_IRQ Pin mux</Name>
29969 <Default>0x00</Default>
29970 <Desc>WLAN_IRQ Pin mux</Desc>
29971 </Param>
29972 </Param>
29973
29974 <Param cond="Pin_Name==36">
29975 <Param type="u" size="1" valtype="WL_UART_DBG_Quattro">
29976 <Name>WL_UART_DBG Pin mux</Name>
29977 <Default>0x00</Default>
29978 <Desc>WL_UART_DBG Pin mux</Desc>
29979 </Param>
29980 </Param>
29981
29982 <Param cond="Pin_Name==37">
29983 <Param type="u" size="1" valtype="WL_PAEN_A_Quattro">
29984 <Name>WL_PAEN_A Pin mux</Name>
29985 <Default>0x00</Default>
29986 <Desc>WL_PAEN_A Pin mux</Desc>
29987 </Param>
29988 </Param>
29989
29990 <Param cond="Pin_Name==38">
29991 <Param type="u" size="1" valtype="WL_PAEN_B_Quattro">
29992 <Name>WL_PAEN_B Pin mux</Name>
29993 <Default>0x00</Default>
29994 <Desc>WL_PAEN_B Pin mux</Desc>
29995 </Param>
29996 </Param>
29997
29998 <Param cond="Pin_Name==39">
29999 <Param type="u" size="1" valtype="WL_BTH_SW_Quattro">
30000 <Name>WL_BTH_SW Pin mux</Name>
30001 <Default>0x00</Default>
30002 <Desc>WL_BTH_SW Pin mux</Desc>
30003 </Param>
30004 </Param>
30005
30006 <Param cond="Pin_Name==40">
30007 <Param type="u" size="1" valtype="WL_EXT_LNA_EN_Quattro">
30008 <Name>WL_EXT_LNA_EN Pin mux</Name>
30009 <Default>0x00</Default>
30010 <Desc>WL_EXT_LNA_EN Pin mux</Desc>
30011 </Param>
30012 </Param>
30013
30014 <Param cond="Pin_Name==41">
30015 <Param type="u" size="1" valtype="WL_RS232_RX_Quattro">
30016 <Name>WL_RS232_RX Pin mux</Name>
30017 <Default>0x00</Default>
30018 <Desc>WL_RS232_RX Pin mux</Desc>
30019 </Param>
30020 </Param>
30021
30022 <Param cond="Pin_Name==42">
30023 <Param type="u" size="1" valtype="WL_RS232_TX_Quattro">
30024 <Name>WL_RS232_TX Pin mux</Name>
30025 <Default>0x00</Default>
30026 <Desc>WL_RS232_TX Pin mux</Desc>
30027 </Param>
30028 </Param>
30029
30030 <Param cond="Pin_Name==43">
30031 <Param type="u" size="1" valtype="JTAG_TCK_Quattro">
30032 <Name>JTAG_TCK Pin mux</Name>
30033 <Default>0x00</Default>
30034 <Desc>JTAG_TCK Pin mux</Desc>
30035 </Param>
30036 </Param>
30037
30038 <Param cond="Pin_Name==44">
30039 <Param type="u" size="1" valtype="JTAG_TMS_Quattro">
30040 <Name>JTAG_TMS Pin mux</Name>
30041 <Default>0x00</Default>
30042 <Desc>JTAG_TMS Pin mux</Desc>
30043 </Param>
30044 </Param>
30045
30046 <Param cond="Pin_Name==45">
30047 <Param type="u" size="1" valtype="JTAG_TDI_Quattro">
30048 <Name>JTAG_TDI Pin mux</Name>
30049 <Default>0x00</Default>
30050 <Desc>JTAG_TDI Pin mux</Desc>
30051 </Param>
30052 </Param>
30053
30054 <Param cond="Pin_Name==46">
30055 <Param type="u" size="1" valtype="JTAG_TDO_Quattro">
30056 <Name>JTAG_TDO Pin mux</Name>
30057 <Default>0x00</Default>
30058 <Desc>JTAG_TDO Pin mux</Desc>
30059 </Param>
30060 </Param>
30061
30062 <Param cond="Pin_Name==47">
30063 <Param type="u" size="1" valtype="GPS_UART_TX_Quattro">
30064 <Name>GPS_UART_TX Pin mux</Name>
30065 <Default>0x00</Default>
30066 <Desc>GPS_UART_TX Pin mux</Desc>
30067 </Param>
30068 </Param>
30069
30070 <Param cond="Pin_Name==48">
30071 <Param type="u" size="1" valtype="GPS_UART_RX_Quattro">
30072 <Name>GPS_UART_RX Pin mux</Name>
30073 <Default>0x00</Default>
30074 <Desc>GPS_UART_RX Pin mux</Desc>
30075 </Param>
30076 </Param>
30077
30078 <Param cond="Pin_Name==49">
30079 <Param type="u" size="1" valtype="GPS_SENS_I2C_SCL_Quattro">
30080 <Name>GPS_SENS_I2C_SCL Pin mux</Name>
30081 <Default>0x00</Default>
30082 <Desc>GPS_SENS_I2C_SCL Pin mux</Desc>
30083 </Param>
30084 </Param>
30085
30086 <Param cond="Pin_Name==50">
30087 <Param type="u" size="1" valtype="GPS_SENS_I2C_SDA_Quattro">
30088 <Name>GPS_SENS_I2C_SDA Pin mux</Name>
30089 <Default>0x00</Default>
30090 <Desc>GPS_SENS_I2C_SDA Pin mux</Desc>
30091 </Param>
30092 </Param>
30093
30094 <Param cond="Pin_Name==51">
30095 <Param type="u" size="1" valtype="TESTMODE_Quattro">
30096 <Name>TESTMODE Pin mux</Name>
30097 <Default>0x00</Default>
30098 <Desc>TESTMODE Pin mux</Desc>
30099 </Param>
30100 </Param>
30101
30102 <Param cond="Pin_Name==52">
30103 <Param type="u" size="1" valtype="TCXO_CLK_REQ_Quattro">
30104 <Name>TCXO_CLK_REQ Pin mux</Name>
30105 <Default>0x00</Default>
30106 <Desc>TCXO_CLK_REQ Pin mux</Desc>
30107 </Param>
30108 </Param>
30109
30110 <Param cond="Pin_Name==53">
30111 <Param type="u" size="1" valtype="GPS_IRQ_Quattro">
30112 <Name>GPS_IRQ Pin mux</Name>
30113 <Default>0x00</Default>
30114 <Desc>GPS_IRQ Pin mux</Desc>
30115 </Param>
30116 </Param>
30117
30118 <Param cond="Pin_Name==54">
30119 <Param type="u" size="1" valtype="GPS_TIMESTAMP_Quattro">
30120 <Name>GPS_TIMESTAMP Pin mux</Name>
30121 <Default>0x00</Default>
30122 <Desc>GPS_TIMESTAMP Pin mux</Desc>
30123 </Param>
30124 </Param>
30125
30126 <Param cond="Pin_Name==55">
30127 <Param type="u" size="1" valtype="GPS_PPS_OUT_Quattro">
30128 <Name>GPS_PPS_OUT Pin mux</Name>
30129 <Default>0x00</Default>
30130 <Desc>GPS_PPS_OUT Pin mux</Desc>
30131 </Param>
30132 </Param>
30133
30134 <Param cond="Pin_Name==56">
30135 <Param type="u" size="1" valtype="GPS_I2C_UART_SELECT_Quattro">
30136 <Name>GPS_I2C_UART_SELECT Pin mux</Name>
30137 <Default>0x00</Default>
30138 <Desc>GPS_I2C_UART_SELECT Pin mux</Desc>
30139 </Param>
30140 </Param>
30141
30142
30143 <Param cond="Pin_Name==57">
30144 <Param type="u" size="1" valtype="GPS_EXT_LNA_EN_Quattro">
30145 <Name>GPS_EXT_LNA_EN Pin mux</Name>
30146 <Default>0x00</Default>
30147 <Desc>GPS_EXT_LNA_EN Pin mux</Desc>
30148 </Param>
30149 </Param>
30150
30151 <Param cond="Pin_Name==58">
30152 <Param type="u" size="1" valtype="GPS_PA_EN_Quattro">
30153 <Name>GPS_PA_EN Pin mux</Name>
30154 <Default>0x00</Default>
30155 <Desc>GPS_PA_EN Pin mux</Desc>
30156 </Param>
30157 </Param>
30158
30159 <Param cond="Pin_Name==59">
30160 <Param type="u" size="1" valtype="DC2DC_MODE_Quattro">
30161 <Name>DC2DC_MODE Pin mux</Name>
30162 <Default>0x00</Default>
30163 <Desc>DC2DC_MODE Pin mux</Desc>
30164 </Param>
30165 </Param>
30166
30167 <Param cond="Pin_Name==60">
30168 <Param type="u" size="1" valtype="TCXO_SLI_OUT_Quattro">
30169 <Name>TCXO_SLI_OUT Pin mux</Name>
30170 <Default>0x00</Default>
30171 <Desc>TCXO_SLI_OUT Pin mux</Desc>
30172 </Param>
30173 </Param>
30174
30175 <Param cond="Pin_Name==61">
30176 <Param type="u" size="1" valtype="WL_SPI_DIN_Quattro">
30177 <Name>WL_SPI_DIN Pin mux</Name>
30178 <Default>0x00</Default>
30179 <Desc>WL_SPI_DIN Pin mux</Desc>
30180 </Param>
30181 </Param>
30182
30183 <Param cond="Pin_Name==62">
30184 <Param type="u" size="1" valtype="WL_SPI_DOUT_Quattro">
30185 <Name>WL_SPI_DOUT Pin mux</Name>
30186 <Default>0x00</Default>
30187 <Desc>WL_SPI_DOUT Pin mux</Desc>
30188 </Param>
30189 </Param>
30190
30191 <Param cond="Pin_Name==63">
30192 <Param type="u" size="1" valtype="WL_SDIO_D1_Quattro">
30193 <Name>WL_SDIO_D1 Pin mux</Name>
30194 <Default>0x00</Default>
30195 <Desc>WL_SDIO_D1 Pin mux</Desc>
30196 </Param>
30197 </Param>
30198
30199 <Param cond="Pin_Name==64">
30200 <Param type="u" size="1" valtype="WL_SDIO_D2_Quattro">
30201 <Name>WL_SDIO_D2 Pin mux</Name>
30202 <Default>0x00</Default>
30203 <Desc>WL_SDIO_D2 Pin mux</Desc>
30204 </Param>
30205 </Param>
30206</Command>
30207
30208<Command name="GCM_MUX_SIGNAL" type="cc">
30209 <Cat>Spec 1.1</Cat>
30210
30211 <Macro><![CDATA[
30212 _gcm_signal_number = %1
30213 _pin_id = %2
30214
30215 log "_gcm_signal_number %d", _gcm_signal_number
30216 log "_pin_id %d", _pin_id
30217
30218 # Select GCM signals
30219 ############################
30220
30221
30222
30223 # Write to TEST SELECT REGISTER:
30224 # DRX is muxed out
30225
30226 # Generate TEST_SELECT_Register
30227 #value = _test_clk_mux_sel & 0xf
30228 #value = ((_dtst_mux_sel & 0xf) << 4) ^ value
30229 #value = ((_test_clock_invert & 0x1) << 8) ^ value
30230 #value = ((_inter_sel & 0xf) << 9) ^ value
30231 #value = ((_lsb_sel & 0x1) << 13) ^ value
30232 #value = ((_shl_sel & 0x1f) << 14) ^ value
30233
30234 #Send_HCI_VS_DRP_Write_Register 0xFD2A, 0x804, value
30235 #Wait_HCI_Command_Complete_VS_DRP_Write_Register_Event 5000, any, HCI_VS_DRP_Write_Register, 0x00
30236
30237 #debug bus enable
30238 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E3002, 0x0004, 0x0004
30239 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30240 #enable test bus clock in gcm
30241 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E6010, 0x0020, 0x0020
30242 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30243
30244 If (_pin_id == 1) Then
30245 #put selected signal on selected dbg pin
30246 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E604c, _gcm_signal_number, 0x003f
30247 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30248
30249 #select dbg pin from gcm and not from soc
30250 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E605e, 0x0001, 0x0001
30251 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30252 End If
30253
30254 If (_pin_id == 2) Then
30255 _gcm_signal_number_=_gcm_signal_number<<8
30256 #put selected signal on selected dbg pin
30257 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E604c, _gcm_signal_number_,0x3f00
30258 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30259
30260 #select dbg pin from gcm and not from soc
30261 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E605e, 0x0002, 0x0002
30262 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30263 End If
30264
30265 If (_pin_id == 3) Then
30266 #put selected signal on selected dbg pin
30267 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E604e, _gcm_signal_number,0x003f
30268 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30269
30270 #select dbg pin from gcm and not from soc
30271 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E605e, 0x0004, 0x0004
30272 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30273 End If
30274
30275 If (_pin_id == 4) Then
30276 _gcm_signal_number_=_gcm_signal_number<<8
30277 #put selected signal on selected dbg pin
30278 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E604e, _gcm_signal_number_,0x3f00
30279 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30280
30281 #select dbg pin from gcm and not from soc
30282 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E605e, 0x0008, 0x0008
30283 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30284 End If
30285
30286 If (_pin_id == 5) Then
30287 #put selected signal on selected dbg pin
30288 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E6050, _gcm_signal_number,0x003f
30289 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30290
30291 #select dbg pin from gcm and not from soc
30292 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E605e, 0x0010, 0x0010
30293 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30294 End If
30295
30296 If (_pin_id == 6) Then
30297 _gcm_signal_number_=_gcm_signal_number<<8
30298 #put selected signal on selected dbg pin
30299 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E6050, _gcm_signal_number_,0x3f00
30300 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30301
30302 #select dbg pin from gcm and not from soc
30303 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E605e, 0x0020, 0x0020
30304 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30305 End If
30306
30307 If (_pin_id == 7) Then
30308 #put selected signal on selected dbg pin
30309 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E6052, _gcm_signal_number,0x003f
30310 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30311
30312 #select dbg pin from gcm and not from soc
30313 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E605e, 0x0040, 0x0040
30314 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30315 End If
30316
30317 If (_pin_id == 8) Then
30318 _gcm_signal_number_=_gcm_signal_number<<8
30319 #put selected signal on selected dbg pin
30320 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E6052, _gcm_signal_number_,0x3f00
30321 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30322
30323 #select dbg pin from gcm and not from soc
30324 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E605e, 0x0080, 0x0080
30325 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30326 End If
30327
30328 If (_pin_id == 9) Then
30329 #put selected signal on selected dbg pin
30330 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E6054, _gcm_signal_number,0x003f
30331 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30332
30333 #select dbg pin from gcm and not from soc
30334 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E605e, 0x0100, 0x0100
30335 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30336 End If
30337
30338 If (_pin_id == 10) Then
30339 _gcm_signal_number_=_gcm_signal_number<<8
30340 #put selected signal on selected dbg pin
30341 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E6054, _gcm_signal_number_,0x3f00
30342 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30343
30344 #select dbg pin from gcm and not from soc
30345 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E605e, 0x0200, 0x0200
30346 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30347 End If
30348
30349
30350
30351 ]]></Macro>
30352
30353 <Param type="u" size="1" valtype="GCMSignalList">
30354 <Name>GCM signal select</Name>
30355 <Default>0x00</Default>
30356 <Desc>1-Selects the output clock on test_clk output</Desc>
30357 </Param>
30358 <Param type="u" size="1" valtype="SetTestMuxPinNumber">
30359 <Name>DBG pin number</Name>
30360 <Default>0x01</Default>
30361 <Desc>Selects the outputs to be muxed on the test output</Desc>
30362 </Param>
30363</Command>
30364
30365<!-- ******************************************************* -->
30366<!-- ******************************************************* -->
30367<!-- DTST BT Muxing -->
30368<!-- ******************************************************* -->
30369<!-- ******************************************************* -->
30370<Command name="DRP_BT_Mux_DTST" type="cc">
30371 <Cat>Spec 1.1</Cat>
30372 <Macro>
30373 <![CDATA[
30374 _test_mux_Signal_sel= %1
30375 _dtst_Module_sel = %2
30376 _shift_select= %3
30377 _test_clk_mux_sel = %4
30378 _test_dtst_enable = %5
30379 _test_mirror_enable = %6
30380 _test_apll_clk_select = %7
30381 _TestBusOverrideSelect = %8
30382 _TestBusOverrideValue = %9
30383 _test_pins_GPIO_0_Mux_Status = %10
30384 _test_pins_GPIO_0_Mux_ChooseBit = %11
30385 _test_pins_GPIO_1_Mux_Status = %12
30386 _test_pins_GPIO_1_Mux_ChooseBit = %13
30387 _test_pins_GPIO_2_Mux_Status = %14
30388 _test_pins_GPIO_2_Mux_ChooseBit = %15
30389
30390
30391
30392
30393 # Set debug module settings
30394 ###########################
30395
30396 # Write to TEST SELECT REGISTER:
30397 # DRX is muxed out
30398
30399 # DBG <3..0>
30400 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x200E300A, 0x0000
30401 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, 0xFF01, 0x00
30402
30403 # DBG<7..4>
30404 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x200E300C, 0x0000
30405 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, 0xFF01, 0x00
30406
30407 # DBG<8..9>
30408 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x200E300E, 0x0000
30409 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, 0xFF01, 0x00
30410
30411 # DBG_CFG <2> DBG_BUS_EN
30412 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x200E3002, 0x0000
30413 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, 0xFF01, 0x0004
30414
30415 #**************************************************************************#
30416 sleep 100
30417 #**************************************************************************#
30418 #BTIP AOD module (AOD_DEBUG_CTL_LOW) (GCM level) configuration <0..8> --> should be set to "0"
30419 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x200E605C, 0x0000
30420 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
30421 #**************************************************************************#
30422 sleep 100
30423 #**************************************************************************#
30424
30425 #18XX Top level configuration (Output Connector Pins )
30426 # Debug Pins were choosen using the following link :
30427 # http://mcsdocs/WLAN/index.php?dir=MCS_WLAN_Docs/ASIC/WiLink%20Products/WiLink%208/design/IO/&file=185x_spinner_xls_sheets.xml
30428
30429 # Muxing All Top Configuration! accroding to Mode 8
30430 for Addr = 0x200CE100 to 0x200CE124 step 0x2
30431
30432 if( (Addr == 0x200CE10E | Addr == 0x200CE110 | Addr == 0x200CE112 | Addr == 0x200CE118 | Addr == 0x200CE122 ) == 0 ) then
30433
30434 # log "Addr : %x \n", Addr
30435 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, Addr, 0x0008, 0x001f
30436 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30437
30438 end if
30439
30440 next
30441
30442
30443 #******************* DRP DTST REG CONFIG *******************************************************#
30444 #Clear dtst En
30445 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206, 0x0000, 0x0010
30446 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30447 # WRITE _dtst_Module_sel to DTST_CTRL Register
30448 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F204, _dtst_Module_sel<<8, 0x0700
30449 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30450 # WRITE test_mux_Signal_sel to DTST_CTRL Register
30451 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F204, _test_mux_Signal_sel, 0x00FF
30452 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30453 # WRITE _shift_select to DTST_CTRL Register
30454 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F204, _shift_select<<12, 0xF000
30455 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30456 # WRITE _test_clk_mux_sel to DTST_CTRL Register
30457 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206, _test_clk_mux_sel, 0x000F
30458 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30459 # WRITE _test_mirror_enable to DTST_CTRL Register
30460 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206, _test_mirror_enable<<8, 0x0100
30461 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30462 # WRITE _test_apll_clk_select to DTST_CTRL Register
30463 [HCI]:Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206, _test_apll_clk_select<<12, 0x1000
30464 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30465
30466 #Mux GPIOs if wanted
30467
30468 #Eable GPIOs
30469 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F224, _test_pins_GPIO_0_Mux_Status | _test_pins_GPIO_1_Mux_Status<<1 | _test_pins_GPIO_2_Mux_Status<<2, 0x0007
30470 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30471
30472
30473 #Choosing the muxing bit location
30474 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F224, _test_pins_GPIO_0_Mux_ChooseBit<<8, 0x0F00
30475 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30476 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F226, _test_pins_GPIO_1_Mux_ChooseBit, 0x000F
30477 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30478 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F226, _test_pins_GPIO_2_Mux_ChooseBit<<8, 0x0F00
30479 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30480
30481
30482
30483 # WRITE _test_dtst_enable to DTST_CTRL Register
30484 log "test_dtst_enable %d", _test_dtst_enable
30485 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206, _test_dtst_enable<<4, 0x0010
30486 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30487
30488
30489 # This is just a saftey write In last project we had a TDM option , in this project we dont have it but the reguster still exist
30490 # we must make sure its "0" DRX_SPARE_REGISTER_1
30491 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x20018260, 0x0000, 0x0001
30492 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30493
30494 #******************* DRP DTST REG CONFIG END *******************************************************#
30495
30496 #******************* DRP DTST Bus Override *******************************************************#
30497 # WRITE TestBusOverrideSelect to Register
30498 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F222, _TestBusOverrideSelect
30499 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
30500 # WRITE TestBusOverrideValue to Register
30501 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F220, _TestBusOverrideValue
30502 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
30503
30504 # I DON'T KNOW WHY WE NEED THIS COMMAND BUT IT EXIST ON 65NM SO I KEEP IT HERE ALSO
30505
30506 if _TestBusOverrideSelect > 0 then
30507 # WRITE _test_mirror_enable to DTST_CTRL Register
30508 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206, 0x0100, 0x0100
30509 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30510 end if
30511
30512 #******************* DRP DTST Bus Override End *******************************************************#
30513 ]]>
30514 </Macro>
30515 <Param type="u" size="1">
30516 <Name>Signal_sel</Name>
30517 <Default>0x00</Default>
30518 <Desc>1-Selects the signals to Mux </Desc>
30519 </Param>
30520 <Param type="u" size="1" bits="4" valtype="dtst_Module_sel">
30521 <Name>Module_sel</Name>
30522 <Default>0x00</Default>
30523 <Desc>Selects the DRP Module </Desc>
30524 </Param>
30525 <Param type="u" size="1" bits="4" valtype="shift_select">
30526 <Name>shift_select</Name>
30527 <Default>0x00</Default>
30528 <Desc>0 - Select Number of bits to mux </Desc>
30529 </Param>
30530 <Param type="u" size="1" bits="4" valtype="test_clk_mux_sel">
30531 <Name>test_clk_mux_sel</Name>
30532 <Default>0x00</Default>
30533 <Desc>Selects the output clock on test_clk output</Desc>
30534 </Param>
30535 <Param type="u" size="1" bits="1" valtype="test_dtst_enable">
30536 <Name>test_dtst_enable</Name>
30537 <Default>1</Default>
30538 <Desc>0 - Enable\Disable DTST</Desc>
30539 </Param>
30540 <Param type="u" size="1" bits="1" valtype="test_mirror_enable">
30541 <Name>test_mirror_enable</Name>
30542 <Default>0</Default>
30543 <Desc>0 - Enable Mirror </Desc>
30544 </Param>
30545 <Param type="u" size="1" bits="1" valtype="test_apll_clk_select">
30546 <Name>test_apll_clk_select</Name>
30547 <Default>0</Default>
30548 </Param>
30549 <Param type="u" size="1" bits="2" valtype="TestBusOverrideSelect">
30550 <Name>TestBusOverrideSelect</Name>
30551 <Default>0</Default>
30552 </Param>
30553 <Values name="TestBusOverrideValue" type="enum">
30554 </Values>
30555
30556 <Param type="u" size="1">
30557 <Name>TestBusOverrideValue</Name>
30558 <Default>0x0000</Default>
30559 <Desc>1-Enter TestBusOverrideValue </Desc>
30560 </Param>
30561 <Param type="u" size="1" bits="1" valtype="DTST_GPIO_x_Rec_Status">
30562 <Name>DTST_GPIO_0_Mux_Status</Name>
30563 <Default>0x0</Default>
30564 <Desc>0 - Enable\Disable Mem</Desc>
30565 </Param>
30566 <Param type="u" size="1">
30567 <Name>DTST_GPIO_0_Mux_ChooseBit</Name>
30568 <Default>0</Default>
30569 <Desc>Override the bit location on bus for GPIO 0 [0..15]</Desc>
30570 </Param>
30571
30572 <Param type="u" size="1" bits="1" valtype="DTST_GPIO_x_Rec_Status">
30573 <Name>DTST_GPIO_1_Mux_Status</Name>
30574 <Default>0x0</Default>
30575 <Desc>0 - Enable\Disable Mem</Desc>
30576 </Param>
30577 <Param type="u" size="1">
30578 <Name>DTST_GPIO_1_Mux_ChooseBit</Name>
30579 <Default>0</Default>
30580 <Desc>Override the bit location on bus for GPIO 1 [0..15]</Desc>
30581 </Param>
30582 <Param type="u" size="1" bits="1" valtype="DTST_GPIO_x_Rec_Status">
30583 <Name>DTST_GPIO_2_Mux_Status</Name>
30584 <Default>0x0</Default>
30585 <Desc>0 - Enable\Disable Mem</Desc>
30586 </Param>
30587 <Param type="u" size="1">
30588 <Name>DTST_GPIO_2_Mux_ChooseBit</Name>
30589 <Default>0</Default>
30590 <Desc>Override the bit location on bus for GPIO 2 [0..15]</Desc>
30591 </Param>
30592
30593</Command>
30594
30595
30596<!-- ******************************************************* -->
30597<!-- ******************************************************* -->
30598<!-- Read DTST Memory -->
30599<!-- ******************************************************* -->
30600<!-- ******************************************************* -->
30601<Command name="DRP_DTST_Memory_Read" type="cc">
30602 <Cat>Spec 1.1</Cat>
30603 <Macro>
30604 <![CDATA[
30605
30606 _DTST_Mem_Use = %1
30607 _DTST_filename = %2
30608 _DTST_Mem_Allocated_Size = %3
30609 _Trx_on = %4
30610
30611 if _Trx_on == 0 then
30612 #Save Current DTST Status
30613
30614 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F204 ,4
30615 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &DtstCtrl
30616 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F210 ,4
30617 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &DtstMemCtrl
30618 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F218 ,4
30619 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &DtstParamL
30620 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F21C ,4
30621 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &DtstParamM
30622 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F220 ,4
30623 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &TestOverrideSel
30624 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F224 ,4
30625 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &GpioSelMux1
30626 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F228 ,4
30627 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &GpioSelMux2
30628 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F230 ,4
30629 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &SpecialRecordingEn
30630
30631 # Configure memory for dump
30632 #************************************************************************************************************#
30633 #Make sure DTST Disabled
30634 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206, 0x0000, 0x0010
30635 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30636
30637 FileName1 = _DTST_filename
30638
30639 clk_select=0x0c
30640 # WRITE _test_clk_mux_sel to DTST_CTRL Register
30641 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206, clk_select, 0x000F
30642 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30643
30644
30645 # WRITE _test_clk_mux_sel to DTST_CTRL Register
30646 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206, 0XF, 0x000F
30647 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30648
30649
30650 # WRITE _test_clk_mux_sel to DTST_CTRL Register
30651 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206, clk_select, 0x000F
30652 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30653
30654 # config _DTST_Mem_Mode=2
30655 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F210, 0x0008, 0x000C
30656 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30657
30658 #Disable SCR memory clk -- iram_med_en , iram_high_en = 0
30659 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x20014002, 0x0000, 0x0006
30660 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30661 #Configure size of allocated memory
30662 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F210, _DTST_Mem_Allocated_Size<<8, 0x0300
30663 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30664
30665
30666 #Set Memory allocation in SCR_CTRL
30667
30668 if(_DTST_Mem_Allocated_Size == 0) then
30669 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x20014002, 0x0006, 0x0006
30670 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30671 if(_DTST_Mem_Use > 0 ) then
30672 pause " Mem use exceed allocated memory please Fix!"
30673 exit
30674 end if
30675 elseif(_DTST_Mem_Allocated_Size == 1) then
30676 # Set Mid to "1" and High to "0"
30677 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x20014002, 0x0004, 0x0006
30678 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30679 if(_DTST_Mem_Use > 2 ) then
30680 pause "Mem use exceed allocated memory please Fix!"
30681 exit
30682 end if
30683 else
30684 if(_DTST_Mem_Use > 16 ) then
30685 pause " Mem use exceed allocated memory please Fix!"
30686 exit
30687 end if
30688 # Set Mid to "0" and High to "0"
30689 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x20014002, 0x0000, 0x0006
30690 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30691 end if
30692
30693 #Read Stop_Address
30694 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F22C ,2
30695 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &stp_addr
30696
30697
30698 #log "stop adr = %d",stp_addr
30699 #DTST_MEM_OCP_PARAMS - write start_address
30700 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F216, stp_addr+1, 0x0FFF
30701 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30702 # WRITE DTST Enable to DTST_CTRL Register
30703 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206, 0x0010, 0x0010
30704 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30705 # config _DTST_Mem_Addr_Load =1
30706 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F210, 0x0010, 0x0010
30707 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30708 # config _DTST_Mem_Enable=1
30709 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F210, 0x0001, 0x0001
30710 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30711
30712 sleep 10
30713
30714
30715
30716 #save results to file
30717 WriteFile FileName1, 0, ""
30718
30719 # read 1st block - from stp_addr+1 to buffer_end
30720 block_size = ((_DTST_Mem_Use)*1024-(stp_addr)*4-4)
30721
30722 log "Block Size = : " + block_size + "Stop Addr = " + stp_addr
30723 While (block_size>0)
30724 chunk_size = Min(block_size,200)
30725 Send_HCI_VS_Read_Memory_Block_From_DTST 0xFD7F, 0x2001F200 , chunk_size
30726 Wait_HCI_Command_Complete_VS_Read_Memory_Block_From_DTST_Event 5000, any, HCI_VS_Read_Memory_Block_From_DTST, 0x00, &mydata
30727 WriteFile FileName1, 1, StrData(mydata)
30728 WriteFile FileName1, 1, "\n"
30729 block_size-=chunk_size
30730
30731 Wend
30732
30733 # Reset start address
30734
30735 #Make sure DTST Disabled
30736 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206, 0x0000, 0x0010
30737 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30738
30739 #DTST_MEM_OCP_PARAMS - write start_address
30740 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F216, 0, 0x0FFF
30741 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30742
30743 # WRITE DTST Enable to DTST_CTRL Register
30744 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206, 0x0010, 0x0010
30745 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30746
30747 # config _DTST_Mem_Addr_Load =1
30748 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F210, 0x0010, 0x0010
30749 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
30750
30751 # read 2st block - from buffer_start to stp_addr
30752 block_size = (stp_addr+1)*4
30753 While (block_size>0)
30754 chunk_size = Min(block_size,200)
30755 Send_HCI_VS_Read_Memory_Block_From_DTST 0xFD7F, 0x2001F200 , chunk_size
30756 Wait_HCI_Command_Complete_VS_Read_Memory_Block_From_DTST_Event 5000, any, HCI_VS_Read_Memory_Block_From_DTST, 0x00, &mydata
30757 WriteFile FileName1, 1, StrData(mydata)
30758 WriteFile FileName1, 1, "\n"
30759 block_size-=chunk_size
30760 Wend
30761
30762
30763
30764
30765
30766 #************************************#
30767 #RESTORING ALL SAVED PARAMS
30768 #************************************#
30769
30770
30771 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F204, DtstCtrl
30772 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
30773 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F210, DtstMemCtrl
30774 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
30775 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F218, DtstParamL
30776 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
30777 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F21C, DtstParamM
30778 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
30779 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F220, TestOverrideSel
30780 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
30781 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F224, GpioSelMux1
30782 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
30783 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F228, GpioSelMux2
30784 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
30785 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F230, SpecialRecordingEn
30786 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
30787
30788 else
30789 Log "***** DTST_Memory_Read *****"
30790
30791 # Configure memory for dump
30792 #************************************************************************************************************#
30793 #Make sure DTST Disabled
30794 Send_NFC_TRX_Read_Modify_Write 0x2001F206, 0x0000, 0x0010
30795
30796 FileName1 = _DTST_filename
30797
30798 clk_select=0x0c
30799 # WRITE _test_clk_mux_sel to DTST_CTRL Register
30800 Send_NFC_TRX_Read_Modify_Write 0x2001F206, clk_select, 0x000F
30801
30802
30803 # WRITE _test_clk_mux_sel to DTST_CTRL Register
30804 Send_NFC_TRX_Read_Modify_Write 0x2001F206, 0XF, 0x000F
30805
30806
30807 # WRITE _test_clk_mux_sel to DTST_CTRL Register
30808 Send_NFC_TRX_Read_Modify_Write 0x2001F206, clk_select, 0x000F
30809
30810 # config _DTST_Mem_Mode=2
30811 Send_NFC_TRX_Read_Modify_Write 0x2001F210, 0x0008, 0x000C
30812
30813 #Disable SCR memory clk -- iram_med_en , iram_high_en = 0
30814 Send_NFC_TRX_Read_Modify_Write 0x20014002, 0x0000, 0x0006
30815 #Configure size of allocated memory
30816 Send_NFC_TRX_Read_Modify_Write 0x2001F210, _DTST_Mem_Allocated_Size<<8, 0x0300
30817
30818 Log "***** DTST_Memory_Read: Set Memory allocation in SCR_CTRL *****"
30819 #Set Memory allocation in SCR_CTRL
30820
30821 if(_DTST_Mem_Allocated_Size == 0) then
30822 Send_NFC_TRX_Read_Modify_Write 0x20014002, 0x0006, 0x0006
30823 if(_DTST_Mem_Use > 0 ) then
30824 pause " Mem use exceed allocated memory please Fix!"
30825 exit
30826 end if
30827 elseif(_DTST_Mem_Allocated_Size == 1) then
30828 # Set Mid to "1" and High to "0"
30829 Send_NFC_TRX_Read_Modify_Write 0x20014002, 0x0004, 0x0006
30830 if(_DTST_Mem_Use > 2 ) then
30831 pause "Mem use exceed allocated memory please Fix!"
30832 exit
30833 end if
30834 else
30835 if(_DTST_Mem_Use > 16 ) then
30836 pause " Mem use exceed allocated memory please Fix!"
30837 exit
30838 end if
30839 # Set Mid to "0" and High to "0"
30840 Send_NFC_TRX_Read_Modify_Write 0x20014002, 0x0000, 0x0006
30841 end if
30842
30843 Log "***** DTST_Memory_Read: Read Stop_Address *****"
30844 #Read Stop_Address
30845 Send_NFC_TRX_Read 0x2001F22C, "any"
30846 stp_addr = NFC_TRX_RESULT
30847
30848 log "stop adr = %d",stp_addr
30849 #DTST_MEM_OCP_PARAMS - write start_address
30850 Send_NFC_TRX_Read_Modify_Write 0x2001F216, stp_addr+1, 0x0FFF
30851 Log "***** DTST_Memory_Read: DTST_CTRL Register *****"
30852 # WRITE DTST Enable to DTST_CTRL Register
30853 Send_NFC_TRX_Read_Modify_Write 0x2001F206, 0x0010, 0x0010
30854 Log "***** DTST_Memory_Read: DTST_Mem_Addr_Load *****"
30855 # config _DTST_Mem_Addr_Load =1
30856 Send_NFC_TRX_Read_Modify_Write 0x2001F210, 0x0010, 0x0010
30857 Log "***** DTST_Memory_Read: DTST_Mem_Enable *****"
30858 # config _DTST_Mem_Enable=1
30859 Send_NFC_TRX_Read_Modify_Write 0x2001F210, 0x0001, 0x0001
30860
30861 sleep 10
30862
30863 Log "***** DTST_Memory_Read: save results to file *****"
30864
30865 #save results to file
30866 WriteFile FileName1, 0, ""
30867
30868 # read 1st block - from stp_addr+1 to buffer_end
30869 block_size = ((_DTST_Mem_Use)*1024-(stp_addr)*4-4)
30870
30871 log "Block Size = : " + block_size + "Stop Addr = " + stp_addr
30872 While (block_size>0)
30873 chunk_size = Min(block_size,200)
30874 Send_NFC_TRX_Read_Memory_Block_DTST 0x2001F200, chunk_size
30875 mydata = NFC_TRX_RESULT
30876 WriteFile FileName1, 1, StrData(mydata)
30877 WriteFile FileName1, 1, "\n"
30878 block_size-=chunk_size
30879
30880 Wend
30881
30882 # Reset start address
30883
30884 #Make sure DTST Disabled
30885 Send_NFC_TRX_Read_Modify_Write 0x2001F206, 0x0000, 0x0010
30886
30887 #DTST_MEM_OCP_PARAMS - write start_address
30888 Send_NFC_TRX_Read_Modify_Write 0x2001F216, 0, 0x0FFF
30889
30890 # WRITE DTST Enable to DTST_CTRL Register
30891 Send_NFC_TRX_Read_Modify_Write 0x2001F206, 0x0010, 0x0010
30892
30893 # config _DTST_Mem_Addr_Load =1
30894 Send_NFC_TRX_Read_Modify_Write 0x2001F210, 0x0010, 0x0010
30895
30896 # read 2st block - from buffer_start to stp_addr
30897 block_size = (stp_addr+1)*4
30898 While (block_size>0)
30899 chunk_size = Min(block_size,200)
30900 Send_NFC_TRX_Read_Memory_Block_DTST 0x2001F200, chunk_size
30901 mydata = NFC_TRX_RESULT
30902 WriteFile FileName1, 1, StrData(mydata)
30903 WriteFile FileName1, 1, "\n"
30904 block_size-=chunk_size
30905 Wend
30906
30907
30908
30909
30910
30911
30912 endif
30913 Log "***** DTST_Memory_Read: End *****"
30914
30915#************************************************************************************************************#
30916
30917 ]]>
30918 </Macro>
30919 <Param type="u" size="1">
30920 <Name>DTST_Mem_Use</Name>
30921 <Default>0</Default>
30922 <Desc>How Many Kbytes to Physical Read in the allocated memory max of 16kB and less than the allocated memory in kBytes</Desc>
30923 </Param>
30924 <!--<Param type="u" size="1" bits="2" valtype="DTST_Mem_Max_Use">
30925 <Name>DTST_Mem_Max_Use</Name>
30926 <Default>0x04</Default>
30927 <Desc>Selects Memory Size </Desc>
30928 </Param> -->
30929 <Param type="u" size="1">
30930 <Name>DTST_filename</Name>
30931 <Default>"C:\Temp\DTST_results.txt"</Default>
30932 <Desc> Chose the Path and filename </Desc>
30933 </Param>
30934 <Param type="u" size="1" bits="4" valtype="dtst_mem_allocated_size">
30935 <Name>DTST_Mem_Allocated_Size</Name>
30936 <Default>0x00</Default>
30937 <Desc>Selects Allocated DTST Memory </Desc>
30938 </Param>
30939
30940 <Param type="u" size="1" bits="4" valtype="DisEn">
30941 <Name>Trx_on</Name>
30942 <Default>0x00</Default>
30943 <Desc>Working with trx or not </Desc>
30944 </Param>
30945</Command>
30946
30947
30948<!-- ******************************************************* -->
30949<!-- ******************************************************* -->
30950<!-- DTST BT Fast Recording -->
30951<!-- ******************************************************* -->
30952<!-- ******************************************************* -->
30953<Command name="DRP_BT_DTST_Memory_Configuration" type="cc">
30954 <Cat>Spec 1.1</Cat>
30955 <Macro>
30956 <![CDATA[
30957
30958 _DTST_Mem_Enable = %1
30959 _DTST_Enable = %2
30960 _DTST_Signal_sel = %3
30961 _DTST_Module_sel = %4
30962 _DTST_Clk_Sel = %5
30963 _DTST_Mem_Use = %7
30964 _DTST_Mem_Step_Size = %8
30965 _DTST_Mem_Word_Select = %9
30966 _DTST_Mem_Offset = %10
30967 _DTST_Mem_Wrap_Enable = %11
30968 _DTST_Sleep_Time = %12
30969 _DTST_Mem_Allocated_Size = %6
30970 _DTST_Special_Recording_En = %13
30971 _DTST_GPIO_0_Rec_Status = %14
30972 _DTST_GPIO_0_Rec_ChooseBit = %16
30973 _DTST_GPIO_1_Rec_Status = %15
30974 _DTST_GPIO_1_Rec_ChooseBit = %17
30975
30976
30977 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F204 ,4
30978 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &DtstCtrl
30979 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F210 ,4
30980 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &DtstMemCtrl
30981 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F218 ,4
30982 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &DtstParamL
30983 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F21C ,4
30984 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &DtstParamM
30985 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F220 ,4
30986 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &TestOverrideSel
30987 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F224 ,4
30988 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &GpioSelMux1
30989 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F228 ,4
30990 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &GpioSelMux2
30991 Send_HCI_VS_Read_Memory 0xFF02, 0x2001F230 ,4
30992 Wait_HCI_Command_Complete_VS_Read_Memory_Event 5000, any, HCI_VS_Read_Memory, 0x00, &SpecialRecordingEn
30993
30994
30995 #******************* DRP DTST REG CONFIG *******************************************************#
30996
30997 #Dmem Flag Register=0
30998 #Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x0019326E, 0x0
30999 #Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
31000
31001 #Config DTST_CTRL
31002
31003 #Config Module
31004 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F204, _DTST_Module_sel<<8 , 0x0700
31005 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31006 #Config deseried Signal
31007 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F204, _DTST_Signal_sel, 0x00FF
31008 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31009 #Select Clk
31010 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206, _DTST_Clk_Sel, 0x000F
31011 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31012
31013 #Change Allocation of DTST Availble Memory
31014
31015 #Disable SCR memory clk -- iram_med_en , iram_high_en = 0
31016 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x20014002, 0x0000, 0x0006
31017 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31018 #Make sure DTST Disabled
31019 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206, 0x0000, 0x0010
31020 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31021 #Configure size of allocated memory
31022 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F210, _DTST_Mem_Allocated_Size<<8, 0x0300
31023 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31024 #Set Memory allocation in SCR_CTRL
31025
31026
31027 if(_DTST_Mem_Allocated_Size == 0) then
31028 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x20014002, 0x0006, 0x0006
31029 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31030 if(_DTST_Mem_Use > 0 ) then
31031 pause " Mem use exceed allocated memory please Fix!"
31032 exit
31033 end if
31034 if(_DTST_Mem_Offset > 0 ) then
31035 pause " Offset exceed allocated memory please Fix!"
31036 exit
31037 end if
31038 elseif(_DTST_Mem_Allocated_Size == 1) then
31039 # Set Mid to "0" and High to "1"
31040 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x20014002, 0x0004, 0x0006
31041 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31042 if(_DTST_Mem_Use > 2 ) then
31043 pause "Mem use exceed allocated memory please Fix!"
31044 exit
31045 end if
31046 if(_DTST_Mem_Offset > 2 ) then
31047 pause " Offset exceed allocated memory please Fix!"
31048 exit
31049 end if
31050 else
31051 if(_DTST_Mem_Use > 16 ) then
31052 pause " Mem use exceed allocated memory please Fix!"
31053 exit
31054 end if
31055 if(_DTST_Mem_Offset > 16 ) then
31056 pause " Offset exceed allocated memory please Fix!"
31057 exit
31058 end if
31059 # Set Mid to "0" and High to "0"
31060 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x20014002, 0x0000, 0x0006
31061 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31062 end if
31063
31064 mDTST_Mem_Max_Use=(_DTST_Mem_Use*1024)/4-1
31065 #Trunc Number
31066 mDTST_Mem_Max_Use /=1
31067
31068 #Configure Mem Max Use
31069 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F218, mDTST_Mem_Max_Use, 0x0FFF
31070 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31071
31072 #Configure Step Size 2/4Bytes #Word Select 16Lsb | 16MSB
31073 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F218, _DTST_Mem_Word_Select<<13 | _DTST_Mem_Step_Size<<12, 0x3000
31074 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31075
31076 #Select offset DTST_MEM_SIG_REC_PARAMS_1 dtst_mem_offset
31077 mDTST_Mem_Offset = (_DTST_Mem_Offset*1024)-1
31078 mDTST_Mem_Offset /= 1
31079 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F21A, mDTST_Mem_Offset, 0x0FFF
31080 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31081
31082 #SET DTST Mem Mode to Recording
31083 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F210, 0x0000, 0x000C
31084 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31085
31086 #SET special Recording En
31087 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F230, _Dtst_Special_Recording_En
31088 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
31089
31090 #SET GP_IO_MUX_SEL2
31091 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F228, DTST_GPIO_0_Rec_Status | DTST_GPIO_1_Rec_Status<<1 , 0x0003
31092 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31093 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F228, DTST_GPIO_0_Rec_ChooseBit<<8, 0x1F00
31094 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31095 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F22A, DTST_GPIO_1_Rec_ChooseBit, 0x001F
31096 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31097
31098 #############
31099 #DTST Enable#
31100 #############
31101 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206, _DTST_Enable<<4, 0x0010
31102 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31103
31104 #Configure WRAP En
31105 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F21A, _DTST_Mem_Wrap_Enable<<12, 0x1000
31106 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31107
31108 #Clear Memory saved stop address
31109 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F22E, 0x0001, 0x0001
31110 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31111
31112 #Enable DTST Memory Only When set to 1 recording starts!
31113 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F210, _DTST_Mem_Enable, 0x0001
31114 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31115
31116 #Only if recording starts then the stop recording enable according to user sleep time
31117 if(_DTST_Mem_Enable == 1) then
31118 # wait DTST_Sleep_Time micro-sec
31119 sleep _DTST_Sleep_Time+5
31120
31121 #Configure WRAP En
31122 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F21A, 0, 0x1000
31123 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31124 #w8 for full cycle of recording finish (max time is ~7 milisecond
31125 sleep 1000
31126 #Disable DTST Memory Only When set to 1 recording starts!
31127 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F210,0, 0x0001
31128 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31129 #DTST Disable
31130 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206,0, 0x0010
31131 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31132 end if
31133
31134 #Write Ready to record Bit dmem_dtst_recording_ind
31135 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200102AC,1, 0x0001
31136 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31137
31138
31139#************************************#
31140RESTORING ALL SAVED PARAMS
31141#************************************#
31142
31143
31144 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F204, DtstCtrl
31145 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
31146 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F210, DtstMemCtrl
31147 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
31148 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F218, DtstParamL
31149 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
31150 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F21C, DtstParamM
31151 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
31152 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F220, TestOverrideSel
31153 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
31154 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F224, GpioSelMux1
31155 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
31156 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F228, GpioSelMux2
31157 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
31158 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x2001F230, SpecialRecordingEn
31159 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
31160#************************************************************************************************************#
31161
31162 ]]>
31163 </Macro>
31164 <Param type="u" size="1" bits="1" valtype="DTST_Mem_Enable">
31165 <Name>DTST_Mem_Enable</Name>
31166 <Default>1</Default>
31167 <Desc>0 - Enable Disable Start Recording</Desc>
31168 </Param>
31169
31170 <Param type="u" size="1" bits="1" valtype="DTST_Enable">
31171 <Name>DTST_Enable</Name>
31172 <Default>1</Default>
31173 <Desc>0 - Enable\Disable DTST Module</Desc>
31174 </Param>
31175 <Param type="u" size="1">
31176 <Name>DTST_Signal_sel</Name>
31177 <Default>0x00</Default>
31178 <Desc>1-Selects the signals to Mux </Desc>
31179 </Param>
31180 <Param type="u" size="1" bits="4" valtype="dtst_Module_sel">
31181 <Name>DTST_Module_sel</Name>
31182 <Default>0x00</Default>
31183 <Desc>Selects the DRP Module </Desc>
31184 </Param>
31185
31186 <Param type="u" size="1" bits="4" valtype="test_clk_mux_sel">
31187 <Name>DTST_Clk_Sel</Name>
31188 <Default>0x00</Default>
31189 <Desc>Selects the output clock on test_clk output</Desc>
31190 </Param>
31191 <Param type="u" size="1" bits="4" valtype="dtst_mem_allocated_size">
31192 <Name>DTST_Mem_Allocated_Size</Name>
31193 <Default>0x00</Default>
31194 <Desc>Selects Allocated DTST Memory </Desc>
31195 </Param>
31196 <Param type="u" size="1">
31197 <Name>DTST_Mem_Use</Name>
31198 <Default>0</Default>
31199 <Desc>How Many Kbytes to Physical Record in allocated memory Max [4Kybets]</Desc>
31200 </Param>
31201 <Param type="u" size="1" bits="1" valtype="DTST_Mem_Step_Size">
31202 <Name>DTST_Mem_Step_Size</Name>
31203 <Default>0x00</Default>
31204 <Desc>0 - Select Step Size in bytes </Desc>
31205 </Param>
31206 <Param type="u" size="1" bits="1" valtype="DTST_Mem_Word_Select">
31207 <Name>DTST_Mem_Word_Select</Name>
31208 <Default>0x00</Default>
31209 <Desc>Selects DTST Mem Word MSB LSB</Desc>
31210 </Param>
31211 <Param type="u" size="1">
31212 <Name>DTST_Mem_Offset</Name>
31213 <Default>0</Default>
31214 <Desc>1-Selects the DTST Mem Offset up to Allocated Memeory in KByte </Desc>
31215 </Param>
31216 <Param type="u" size="1" bits="1" valtype="DTST_Mem_Wrap_Enable">
31217 <Name>DTST_Mem_Wrap_Enable</Name>
31218 <Default>1</Default>
31219 <Desc>0 - Enable\Disable Wrap</Desc>
31220 </Param>
31221 <Param type="u" size="1">
31222 <Name>DTST_sleep_time</Name>
31223 <Default>0x0000</Default>
31224 <Desc>Selects how length of the recording procudure in us (sleep between redord enable/disable </Desc>
31225 </Param>
31226 <Param type="u" size="1" bits="4" valtype="dtst_Special_Recording_En">
31227 <Name>DTST_Special_Recording_En</Name>
31228 <Default>0x00</Default>
31229 <Desc>Set Special Record Enable Register </Desc>
31230 </Param>
31231
31232 <Param type="u" size="1" bits="1" valtype="DTST_GPIO_x_Rec_Status">
31233 <Name>DTST_GPIO_0_Rec_Status</Name>
31234 <Default>0x0</Default>
31235 <Desc>0 - Enable\Disable Mem</Desc>
31236 </Param>
31237
31238 <Param type="u" size="1" bits="1" valtype="DTST_GPIO_x_Rec_Status">
31239 <Name>DTST_GPIO_1_Rec_Status</Name>
31240 <Default>0x0</Default>
31241 <Desc>0 - Enable\Disable Mem</Desc>
31242 </Param>
31243 <Param type="u" size="1">
31244 <Name>DTST_GPIO_0_Rec_ChooseBit</Name>
31245 <Default>0</Default>
31246 <Desc>Write the reCorded bit location on bus for GPIO 0 [0..31]</Desc>
31247 </Param>
31248 <Param type="u" size="1">
31249 <Name>DTST_GPIO_1_Rec_ChooseBit</Name>
31250 <Default>0</Default>
31251 <Desc>Write the reCorded bit location on bus for GPIO 1 [0..31]</Desc>
31252 </Param>
31253
31254
31255
31256
31257
31258
31259</Command>
31260
31261
31262<!-- ******************************************************* -->
31263<!-- ******************************************************* -->
31264<!-- Stop DTST Fast Recording Without internal 'stop' -->
31265<!-- ******************************************************* -->
31266<!-- ******************************************************* -->
31267<Command name="DRP_Stop_DTST_Memory_Conf" type="cc">
31268 <Cat>Spec 1.1</Cat>
31269 <Macro>
31270 <![CDATA[
31271
31272#************************************************end recording ************************************************************#
31273 #Configure WRAP Disable
31274 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F21A, 0, 0x1000
31275 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31276 #w8 for full cycle of recording finish (max time is ~7 milisecond
31277 sleep 1000
31278 #Disable DTST Memory
31279 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F210,0, 0x0001
31280 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31281 #DTST Disable
31282 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x2001F206,0, 0x0010
31283 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31284
31285#************************************************************************************************************#
31286
31287 ]]>
31288 </Macro>
31289
31290</Command>
31291
31292<!-- ******************************************************* -->
31293<!-- ******************************************************* -->
31294<!-- DRP Power Levels Setting -->
31295<!-- ******************************************************* -->
31296<!-- ******************************************************* -->
31297<Command name="DRP_Power_Levels_Setting" type="cc">
31298 <Cat>Spec 1.1</Cat>
31299 <Macro>
31300 <![CDATA[
31301
31302 _GFSKPowerValue= %1
31303 _GFSKDeltaPowerValue = %2
31304 _EDR2PowerValue = %3
31305 _EDR2DeltaPowerValue= %4
31306 _EDR3PowerValue = %5
31307 _EDR3DeltaPowerValue = %6
31308
31309
31310
31311 #enter power levels here
31312GFSKPowerValueT=_GFSKPowerValue
31313GFSKDeltaPowerValueT=_GFSKDeltaPowerValue
31314EDR2PowerValueT=_EDR2PowerValue
31315EDR2DeltaPowerValueT=_EDR2DeltaPowerValue
31316EDR3PowerValueT=_EDR3PowerValue
31317EDR3DeltaPowerValueT=_EDR3DeltaPowerValue
31318
31319FileNameGFSK="C:\Temp\GFSKPowerSet.txt"
31320FileNameEDR2="C:\Temp\EDR2PowerSet.txt"
31321FileNameEDR3="C:\Temp\EDR3PowerSet.txt"
31322
31323LoopNom=15
31324
31325#GFSK LOOP
31326WriteFile FileNameGFSK, 0,"GFSKPowerValue=\""
31327for loop=0 to ( LoopNom )
31328GFSKPowerValueT=GFSKPowerValueT-GFSKDeltaPowerValueT
31329valLT = GFSKPowerValueT&0x00ff
31330valHT = GFSKPowerValueT&0xff00
31331valH = valHT >> 8
31332valL = valLT << 8
31333GFSKPowerValue=valL+valH
31334WriteFile FileNameGFSK,1, "%x",GFSKPowerValue
31335next
31336WriteFile FileNameGFSK, 1, "\""
31337
31338#GFSK LOOP
31339WriteFile FileNameEDR2, 0,"EDR2PowerValue=\""
31340for loop=0 to ( LoopNom )
31341EDR2PowerValueT=EDR2PowerValueT-EDR2DeltaPowerValueT
31342valLT = EDR2PowerValueT&0x00ff
31343valHT = EDR2PowerValueT&0xff00
31344valH = valHT >> 8
31345valL = valLT << 8
31346EDR2PowerValue=valL+valH
31347WriteFile FileNameEDR2,1, "%x",EDR2PowerValue
31348next
31349WriteFile FileNameEDR2, 1, "\""
31350
31351#EDR3 LOOP
31352WriteFile FileNameEDR3, 0,"EDR3PowerValue=\""
31353for loop=0 to ( LoopNom )
31354EDR3PowerValueT=EDR3PowerValueT-EDR3DeltaPowerValueT
31355valLT = EDR3PowerValueT&0x00ff
31356valHT = EDR3PowerValueT&0xff00
31357valH = valHT >> 8
31358valL = valLT << 8
31359EDR3PowerValue=valL+valH
31360WriteFile FileNameEDR3,1, "%x",EDR3PowerValue
31361next
31362WriteFile FileNameEDR3, 1, "\""
31363
31364 callfile "C:\Temp\GFSKPowerSet.txt"
31365 callfile "C:\Temp\EDR2PowerSet.txt"
31366 callfile "C:\Temp\EDR3PowerSet.txt"
31367
31368
31369#write GFSK POWER values
31370Send_HCI_VS_Write_Memory_Block 0xFF05, 0x193356, 32,GFSKPowerValue
31371Wait_HCI_Command_Complete_VS_Write_Memory_Block_Event 5000, any, HCI_VS_Write_Memory_Block, 0x00
31372
31373#write EDR2 POWER values
31374Send_HCI_VS_Write_Memory_Block 0xFF05, 0x193376, 32,EDR2PowerValue
31375Wait_HCI_Command_Complete_VS_Write_Memory_Block_Event 5000, any, HCI_VS_Write_Memory_Block, 0x00
31376
31377#write EDR3 POWER values
31378Send_HCI_VS_Write_Memory_Block 0xFF05, 0x193396, 32,EDR3PowerValue
31379Wait_HCI_Command_Complete_VS_Write_Memory_Block_Event 5000, any, HCI_VS_Write_Memory_Block, 0x00
31380
31381]]>
31382 </Macro>
31383 <Param type="u" size="1">
31384 <Name>GFSKMaxPowerValue</Name>
31385 <Default>0x0000</Default>
31386 <Desc>1-Selects GFSK Max Power </Desc>
31387 </Param>
31388 <Param type="u" size="1">
31389 <Name>GFSKDeltaPowerValue</Name>
31390 <Default>0x0000</Default>
31391 <Desc>1-Selects GFSK Delta Power </Desc>
31392 </Param>
31393 <Param type="u" size="1">
31394 <Name>EDR2MaxPowerValue</Name>
31395 <Default>0x0000</Default>
31396 <Desc>1-Selects EDR2 Max Power </Desc>
31397 </Param>
31398 <Param type="u" size="1">
31399 <Name>EDR2DeltaPowerValue</Name>
31400 <Default>0x0000</Default>
31401 <Desc>1-Selects EDR2 Delta Power </Desc>
31402 </Param>
31403 <Param type="u" size="1">
31404 <Name>EDR3MaxPowerValue</Name>
31405 <Default>0x0000</Default>
31406 <Desc>1-Selects EDR3 Max Power </Desc>
31407 </Param>
31408 <Param type="u" size="1">
31409 <Name>EDR3DeltaPowerValue</Name>
31410 <Default>0x0000</Default>
31411 <Desc>1-Selects EDR3 Delta Power </Desc>
31412 </Param>
31413</Command>
31414
31415<Command name="DRP_Mux_DTST_BT_IP" type="cc">
31416 <Cat>Spec 1.1</Cat>
31417 <Macro>
31418 <![CDATA[
31419 _test_mux_Signal_sel= %1
31420 _dtst_Module_sel = %2
31421 _shift_select= %3
31422 _test_clk_mux_sel = %4
31423 _test_dtst_enable = %5
31424 _test_mirror_enable = %6
31425 _test_apll_clk_select = %7
31426 _TestBusOverrideSelect = %8
31427 _TestBusOverrideValue = %9
31428
31429
31430 # Dont Set config module settings
31431 ############################
31432
31433 #BTIP Configu module configuraton
31434 #Send_HCIPP_Set_IO_Pin_Mux_BTIP 0x01, 0x07
31435
31436
31437 # Set debug module settings
31438 ###########################
31439
31440 # Write to TEST SELECT REGISTER:
31441 # DRX is muxed out
31442
31443 # DBG(9:5)
31444 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x200E300C, 0x0000
31445 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, 0xFF01, 0x00
31446
31447 # DBG(4:0)
31448 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x200E300A, 0x0000
31449 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, 0xFF01, 0x00
31450
31451 # DBG(15:0) enable
31452 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x200E3002, 0x0004
31453 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, 0xFF01, 0x00
31454
31455 #**************************************************************************#
31456 sleep 100
31457 #**************************************************************************#
31458 #BTIP AOD module (GCM level) configuration(10 lsb's the other 7 by pass this module )
31459 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x001A605c, 0x0000
31460 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
31461 #**************************************************************************#
31462 sleep 100
31463 #**************************************************************************#
31464
31465 #quattro TOP related mux is done by
31466
31467
31468
31469
31470 #******************* DRP DTST REG CONFIG *******************************************************#
31471
31472 #Clear dtst En
31473 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x00190206, 0<<4, 0x0010
31474 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31475
31476 # WRITE test_mux_Signal_sel to DTST_CTRL Register
31477 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x00190204, _test_mux_Signal_sel, 0x00ff
31478 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31479 # WRITE _dtst_Module_sel to DTST_CTRL Register
31480 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x00190204, _dtst_Module_sel<<8, 0x0700
31481 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31482 # WRITE _shift_select to DTST_CTRL Register
31483 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x00190204, _shift_select<<12, 0xf000
31484 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31485 # WRITE _test_clk_mux_sel to DTST_CTRL Register
31486 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x00190206, _test_clk_mux_sel, 0x000f
31487 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31488 # WRITE _test_mirror_enable to DTST_CTRL Register
31489 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x00190206, _test_mirror_enable<<8, 0x0100
31490 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31491 # WRITE _test_apll_clk_select to DTST_CTRL Register
31492 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x00190206, _test_apll_clk_select<<12, 0x1000
31493 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31494
31495
31496
31497 log "test_dtst_enable %d", _test_dtst_enable
31498 if _test_dtst_enable > 0 then
31499
31500 # WRITE _test_dtst_enable to DTST_CTRL Register
31501 # Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x00190206, 0x1B, 0x001f
31502 # Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31503 # WRITE DTST Enable to DTST_CTRL Register
31504 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x00190206, _test_dtst_enable<<4, 0x0010
31505 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31506 # WRITE _test_apll_clk_select to DTST_CTRL Register
31507 end if
31508
31509 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x00191260,0, 0x0001
31510 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31511
31512 if _test_clk_mux_sel > 3 & _test_clk_mux_sel < 7 then
31513 # WRITE _test_mirror_enable to DTST_CTRL Register
31514 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x00191260,1, 0x0001
31515 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31516 else
31517 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x00191260,0, 0x0001
31518 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31519 end if
31520 log "test_dtst_enable %d", _test_dtst_enable
31521
31522 #******************* DRP DTST REG CONFIG END *******************************************************#
31523
31524 #******************* DRP DTST Bus Override *******************************************************#
31525 # WRITE TestBusOverrideSelect to Register
31526 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x0019021e, _TestBusOverrideSelect
31527 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
31528
31529 # WRITE TestBusOverrideValue to Register
31530 Send_HCI_VS_Write_Hardware_Register 0xFF01, 0x0019021c, _TestBusOverrideValue
31531 Wait_HCI_Command_Complete_VS_Write_Hardware_Register_Event 5000, any, HCI_VS_Write_Hardware_Register, 0x00
31532
31533 if _TestBusOverrideSelect > 0 then
31534 # WRITE _test_mirror_enable to DTST_CTRL Register
31535 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x00190102, 1<<12, 0x1000
31536 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31537 # WRITE _test_apll_clk_select to DTST_CTRL Register
31538 end if
31539 #******************* DRP DTST Bus Override End *******************************************************#
31540 ]]>
31541 </Macro>
31542 <Param type="u" size="1">
31543 <Name>Signal_sel</Name>
31544 <Default>0x00</Default>
31545 <Desc>1-Selects the signals to Mux </Desc>
31546 </Param>
31547 <Param type="u" size="1" bits="4" valtype="dtst_Module_sel">
31548 <Name>Module_sel</Name>
31549 <Default>0x00</Default>
31550 <Desc>Selects the DRP Module </Desc>
31551 </Param>
31552 <Param type="u" size="1" bits="4" valtype="shift_select">
31553 <Name>shift_select</Name>
31554 <Default>0x00</Default>
31555 <Desc>0 - Select Number of bits to mux </Desc>
31556 </Param>
31557 <Param type="u" size="1" bits="4" valtype="test_clk_mux_sel">
31558 <Name>test_clk_mux_sel</Name>
31559 <Default>0x00</Default>
31560 <Desc>Selects the output clock on test_clk output</Desc>
31561 </Param>
31562 <Param type="u" size="1" bits="1" valtype="test_dtst_enable">
31563 <Name>test_dtst_enable</Name>
31564 <Default>1</Default>
31565 <Desc>0 - Enable\Disable DTST</Desc>
31566 </Param>
31567 <Param type="u" size="1" bits="1" valtype="test_mirror_enable">
31568 <Name>test_mirror_enable</Name>
31569 <Default>0</Default>
31570 <Desc>0 - Enable Mirrore </Desc>
31571 </Param>
31572 <Param type="u" size="1" bits="1" valtype="test_apll_clk_select">
31573 <Name>test_apll_clk_select</Name>
31574 <Default>0</Default>
31575 </Param>
31576 <Param type="u" size="1" bits="2" valtype="TestBusOverrideSelect">
31577 <Name>TestBusOverrideSelect</Name>
31578 <Default>0</Default>
31579 </Param>
31580 <Values name="TestBusOverrideValue" type="enum">
31581 </Values>
31582
31583 <Param type="u" size="1">
31584 <Name>TestBusOverrideValue</Name>
31585 <Default>0x0000</Default>
31586 <Desc>1-Enter TestBusOverrideValue </Desc>
31587 </Param>
31588</Command>
31589
31590<Command name="Compare_Data2Str" type="sc">
31591 <Cat>Spec 1.1</Cat>
31592 <Macro><![CDATA[
31593
31594 _DATA_ = %1
31595 _STR_ = %2
31596
31597 a = _STR_
31598 b = _DATA_
31599## Log "data: %X", b
31600## Log "str: " +a
31601 al = Len(_STR_)
31602 bl = Size(_DATA_)
31603
31604 str_b = ""
31605 For i = 0 To bl-1
31606 m = Mid(b,i,1)
31607 If (Val(m) < 0x10 ) Then
31608 m_new = "0" + Hex(Val(m))
31609 Else
31610 m_new = Hex(Val(m))
31611 End IF
31612 str_b += m_new + ":"
31613## Log "m %0X", m
31614## Log "" +str_b
31615 Next
31616
31617 str_bl = Len(str_b)
31618 str_b_new = Mid(str_b,0,str_bl-1)
31619## Log "str of dtat: " +str_b_new
31620
31621 ## String compare, case Insensative
31622 str_data_comp_tmp = StrComp(a, str_b_new,1)
31623 If (str_data_comp_tmp != 0) Then
31624 str_data_comp = 0
31625 Else
31626 str_data_comp = 1
31627 End IF
31628
31629 Log "str_data_comp: " +str_data_comp
31630
31631
31632 ]]></Macro>
31633
31634 <Param type="x" size="511" label="Input_Data">
31635 <Name>Input Data</Name>
31636 <Default>0x0</Default>
31637 <Desc>Data to be compared</Desc>
31638 </Param>
31639
31640 <Param type="s" size="1000" label="Input_String">
31641 <Name>Input String</Name>
31642 <Default>"00"</Default>
31643 <Desc>String to be compared</Desc>
31644 </Param>
31645
31646 <Param type="u" size="1">
31647 <Name>CompRes</Name>
31648 <Default>str_data_comp</Default>
31649 <Desc>Compare Resoult between Data and String</Desc>
31650 </Param>
31651
31652</Command>
31653
31654<Command name="HCI_45nm_Debug_Muxing_macro" type="vc" >
31655 <Cat>spec 1.1</Cat>
31656 <Macro><![CDATA[
31657 _setup = %1
31658 _physical_io = %2
31659 _top_addr = (0x200CE100 + (_physical_io * 2))
31660 #**********Supports maximal number of 256 physical pins.************
31661
31662 _layer_2_select = %3
31663
31664
31665 #EXTRACT bit fields from layer 2
31666
31667
31668 _layer_2_top_select = (_layer_2_select & 0x000000FF)
31669 #************First 8 bits are for TOP layer value config **************
31670
31671
31672 _layer_2_bt_select_value = ( _layer_2_select >> 8 ) & 0x0000000F
31673 #******************Next 4 bits are for BT layer select value*********************
31674
31675
31676 _layer_2_bt_select_address_offset = ( _layer_2_select >> 12) & 0x00FF
31677 #******************Next 8 bits are for BT layer select address offset********************
31678
31679 #residue and offset are set to write to the correct bits in the register
31680 residue = _layer_2_bt_select_address_offset % 4
31681 offset = (_layer_2_bt_select_address_offset - residue) / 2
31682
31683
31684 func_conf_reg1_address = 0x200EF510 + offset
31685 _layer_2_bt_select_value = _layer_2_bt_select_value << (residue*4)
31686 mask = 0x000F << (residue*4)
31687
31688 #bt_debug_x selection (incase "is bt_debug" field equals '1')
31689 _layer_2_bt_debug_number = ( _layer_2_select >> 20 ) & 0x000F
31690
31691 #"is bt_debug" field (eqauls '1' if layer 2 configures to bt_debug lines)
31692 _layer_2_is_bt_debug_exist = ( _layer_2_select >> 24 ) & 0x000F
31693
31694 if(_layer_2_is_bt_debug_exist != 0) then
31695 _debug_module_select = %4
31696 _signal_in_module_select = %5
31697 else
31698 _debug_module_select = 0x11
31699 _signal_in_module_select = 0x00
31700 end if
31701
31702 #"is bt_func" field (eqauls 'x' (= 1-9) if layer 2 configures through bt_func 'x' OR configured to '10' for TOP functional or else '0')
31703 _layer_2_bt_func_x = ( _layer_2_select >> 28 ) & 0x000F
31704 log "_layer_2_bt_func_x %d", _layer_2_bt_func_x
31705
31706 #Confiugre top spinner (physical pin)
31707
31708 log "Top configuration:"
31709 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, _top_addr, _layer_2_top_select, 0x001F
31710 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31711 log "TOP has been configured"
31712
31713 if(_debug_module_select != 0x10) then
31714 if(_layer_2_bt_func_x != 0) then
31715
31716 #Confiugre BTFUNC in bt_config
31717 log "BT_FUNC in bt_config Configuration:"
31718 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, func_conf_reg1_address, _layer_2_bt_select_value , mask
31719 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31720
31721 if(_layer_2_bt_func_x > 0 && _layer_2_bt_func_x < 10) then
31722 if(_layer_2_is_bt_debug_exist == 1) then
31723 if(_layer_2_bt_debug_number < 10) then
31724 # *****************AOD_DEBUG_CTL_HIGH CONFIGURE to '0'***************************
31725 _aod_debug_mask = 0x1 << (_layer_2_bt_func_x - 1)
31726 log "AOD GCM DEBUG_CTL_HIGH configures to '0':"
31727 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E605E, 0x0000, _aod_debug_mask
31728 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31729 log "_layer_2_bt_func_x %d", _layer_2_bt_func_x
31730 log "_aod_debug_mask %d", _aod_debug_mask
31731 end if
31732 end if
31733 end if
31734 else
31735 #Top functionals or bt_debug (direct) signals
31736 if(_layer_2_is_bt_debug_exist == 1)then
31737 if(_layer_2_bt_debug_number<10) then
31738 #************ AOD_DEBUG_CTL_LOW CONFIGURE***************
31739 _aod_debug_mask = 0x1 << _layer_2_bt_debug_number
31740 log "AOD GCM DEBUG_CTL_LOW configures to '0':"
31741 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E605C, 0x0000, _aod_debug_mask
31742 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31743
31744 end if
31745 end if
31746 end if
31747
31748
31749 #*************************SETTING ARMIO TO OUTPUT***********************************
31750
31751 if(_setup == 0) then
31752 armio_lock = 0x0
31753 armio_number = 0x0
31754 if(_layer_2_select == 0xA0000100 ) then
31755 armio_lock = 0x1
31756 armio_number = 0x0
31757 end if
31758 if((_layer_2_select == 0x3000B001) ||(_layer_2_select == 0x3000B004) || (_layer_2_select == 0x3000B000)) then
31759 armio_lock = 0x1
31760 armio_number = 0x3
31761 end if
31762 if(_layer_2_select == 0x4000C000 ) then
31763 armio_lock = 0x1
31764 armio_number = 0x4
31765 end if
31766 if(_layer_2_select == 0x5000D000 ) then
31767 armio_lock = 0x1
31768 armio_number = 0x5
31769 end if
31770 if(_layer_2_select == 0x6000E000 ) then
31771 armio_lock = 0x1
31772 armio_number = 0x6
31773 end if
31774 if(_layer_2_select == 0x7000F000 ) then
31775 armio_lock = 0x1
31776 armio_number = 0x7
31777 end if
31778 if(_layer_2_select == 0x2020A000 ) then
31779 armio_lock = 0x1
31780 armio_number = 0x2
31781 end if
31782 if((_layer_2_select == 0x10009000 )||(_layer_2_select == 0xA0001100)) then
31783 armio_lock = 0x1
31784 armio_number = 0x1
31785 end if
31786 if(_layer_2_select == 0xA0005100 ) then
31787 armio_lock = 0x1
31788 armio_number = 0xC
31789 end if
31790 if(_layer_2_select == 0xA0006100 ) then
31791 armio_lock = 0x1
31792 armio_number = 0xD
31793 end if
31794 if(_layer_2_select == 0xA0007100 ) then
31795 armio_lock = 0x1
31796 armio_number = 0xE
31797 end if
31798 if(_layer_2_select == 0xA0008100 ) then
31799 armio_lock = 0x1
31800 armio_number = 0xF
31801 end if
31802 if(_layer_2_select == 0xA0002100 ) then
31803 armio_lock = 0x1
31804 armio_number = 0x10
31805 end if
31806 if(_layer_2_select == 0xA0003100 ) then
31807 armio_lock = 0x1
31808 armio_number = 0x11
31809 end if
31810 if(armio_lock == 0x1) then
31811 log "ARMIO set as output:"
31812 Send_HCI_VS_Configure_ARMIO 0xFF1A, armio_number, 0x0
31813 Wait_HCI_Command_Complete_VS_Configure_ARMIO_Event 5000, any, HCI_VS_Configure_ARMIO, 0x00
31814 end if
31815 else
31816 armio_lock = 0x0
31817 armio_number = 0x0
31818
31819 if(_layer_2_select == 0xA0000100 ) then
31820 armio_lock = 0x1
31821 armio_number = 0x0
31822 end if
31823 if((_layer_2_select == 0x10009000) || (_layer_2_select == 0xA0001100) ) then
31824 armio_lock = 0x1
31825 armio_number = 0x1
31826 end if
31827 if((_layer_2_select == 0x2000A008) || (_layer_2_select == 0x2000A000)) then
31828 armio_lock = 0x1
31829 armio_number = 0x2
31830 end if
31831 if((_layer_2_select == 0x3000B008) || (_layer_2_select == 0x3000B001) || (_layer_2_select == 0x3000B000) ) then
31832 armio_lock = 0x1
31833 armio_number = 0x3
31834 end if
31835 if(_layer_2_select == 0x4000C008 ) then
31836 armio_lock = 0x1
31837 armio_number = 0x4
31838 end if
31839 if(_layer_2_select == 0x5000D008 ) then
31840 armio_lock = 0x1
31841 armio_number = 0x5
31842 end if
31843 if((_layer_2_select == 0x1000E008) || (_layer_2_select == 0x6000E008) || (_layer_2_select == 0x6000E000) ) then
31844 armio_lock = 0x1
31845 armio_number = 0x6
31846 end if
31847 if((_layer_2_select == 0x7000F008) || (_layer_2_select == 0x7000F000) ) then
31848 armio_lock = 0x1
31849 armio_number = 0x7
31850 end if
31851 if(_layer_2_select == 0x80010008 ) then
31852 armio_lock = 0x1
31853 armio_number = 0x8
31854 end if
31855 if(_layer_2_select == 0x90011008 ) then
31856 armio_lock = 0x1
31857 armio_number = 0x9
31858 end if
31859 if(_layer_2_select == 0xA0005100 ) then
31860 armio_lock = 0x1
31861 armio_number = 12
31862 end if
31863 if(_layer_2_select == 0xA0006100 ) then
31864 armio_lock = 0x1
31865 armio_number = 13
31866 end if
31867 if(_layer_2_select == 0xA0007100 ) then
31868 armio_lock = 0x1
31869 armio_number = 14
31870 end if
31871 if(_layer_2_select == 0xA0008100 ) then
31872 armio_lock = 0x1
31873 armio_number = 15
31874 end if
31875 if(_layer_2_select == 0xA0002100 ) then
31876 armio_lock = 0x1
31877 armio_number = 16
31878 end if
31879 if(_layer_2_select == 0xA0003100 ) then
31880 armio_lock = 0x1
31881 armio_number = 17
31882 end if
31883 if(armio_lock == 0x1) then
31884 log "ARMIO set as output:"
31885 Send_HCI_VS_Configure_ARMIO 0xFF1A, armio_number, 0x0
31886 Wait_HCI_Command_Complete_VS_Configure_ARMIO_Event 5000, any, HCI_VS_Configure_ARMIO, 0x00
31887 end if
31888 end if
31889 end if
31890 log "LAYER 2 has been configured"
31891
31892 #**************************************LAYER 3 - BT: Debug Module Configure***********************************
31893 if(_layer_2_is_bt_debug_exist == 1 || _debug_module_select == 0x10) then
31894
31895 if(_debug_module_select != 0x10) then
31896 # Enable Debug signals bus output
31897 log "Enable Debug signals bus output:"
31898 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E3002, 0x0004, 0x0004
31899 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31900
31901 # Debug Bus supports signals from bt_debug_0 - bt_debug_9
31902 if(_layer_2_bt_debug_number<10) then
31903
31904 _bt_debug_residue_of_4 = _layer_2_bt_debug_number % 4
31905 _debug_select_register_address = 0x200E300A + ((_layer_2_bt_debug_number -_bt_debug_residue_of_4) / 2)
31906 _debug_module_select_value = _debug_module_select << (_bt_debug_residue_of_4*4)
31907 _debug_module_select_mask = 0x000F << (_bt_debug_residue_of_4*4)
31908 log "Debug module configuration:"
31909 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, _debug_select_register_address, _debug_module_select_value , _debug_module_select_mask
31910 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31911 end if
31912 log "LAYER 3 has been configured"
31913 else
31914 log "Configure the GPIOs from the top:"
31915 if(_layer_2_bt_func_x>0 && _layer_2_bt_func_x<10) then
31916 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, func_conf_reg1_address, _layer_2_bt_select_value , mask
31917 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31918 end if
31919 end if
31920 #**************************************LAYER 4 - Configure a signal in the chosen Module***********************************
31921 log "Enable the clock signal from GCM test bus"
31922 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E6010, 0x0020, 0x0020
31923 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31924
31925
31926 #case PCMI
31927 if (_debug_module_select == 0x08) then
31928 if (_layer_2_bt_debug_number<10) then
31929 _bt_debug_residue_of_2 = _layer_2_bt_debug_number % 2
31930 log "bt_debug_2_residue %d", _bt_debug_residue_of_2
31931 pcmi_base_address = 0x200E5064 + (_layer_2_bt_debug_number - _bt_debug_residue_of_2)
31932 layer4_signal_value = _signal_in_module_select << (_bt_debug_residue_of_2 * 6)
31933 mask_layer4 = 0x3F << (_bt_debug_residue_of_2 * 6)
31934 log "Configure signal in PCMI module:"
31935 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, pcmi_base_address, layer4_signal_value , mask_layer4
31936 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31937 end if
31938 elseif (_debug_module_select == 0x01) then
31939 #case MCU
31940 if (_layer_2_bt_debug_number<10) then
31941 _bt_debug_residue_of_2 = _layer_2_bt_debug_number % 2
31942 log "bt_debug_2_residue %d", _bt_debug_residue_of_2
31943 mcu_base_address = 0x200B8004 + (_layer_2_bt_debug_number - _bt_debug_residue_of_2)
31944 layer4_signal_value = _signal_in_module_select << (_bt_debug_residue_of_2 * 8)
31945 mask_layer4 = 0x7F << (_bt_debug_residue_of_2 * 8)
31946 log "Configure signal in MCU module:"
31947 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, mcu_base_address, layer4_signal_value , mask_layer4
31948 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31949 end if
31950 elseif(_debug_module_select == 0x02) then
31951 #case SDIO
31952 if (_layer_2_bt_debug_number<10) then
31953 sdio_base_address = 0x200E2018 + ((_layer_2_bt_debug_number - _bt_debug_residue_of_4) /2 )
31954 layer4_signal_value = _signal_in_module_select << (_bt_debug_residue_of_4 * 4)
31955 mask_layer4 = 0x07 << (_bt_debug_residue_of_4 * 4)
31956 log "Configure signal in SDIO module:"
31957 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, sdio_base_address, layer4_signal_value , mask_layer4
31958 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31959 end if
31960 elseif(_debug_module_select == 0x03) then
31961 #case HCI DMA
31962 if (_layer_2_bt_debug_number<10) then
31963 hci_dma_base_address = 0x200EF12A + ((_layer_2_bt_debug_number - _bt_debug_residue_of_4) /2 )
31964 layer4_signal_value = _signal_in_module_select << (_bt_debug_residue_of_4 * 4)
31965 mask_layer4 = 0x0F << (_bt_debug_residue_of_4 * 4)
31966 log "Configure signal in HCI DMA module:"
31967 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, hci_dma_base_address, layer4_signal_value , mask_layer4
31968 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31969 end if
31970 elseif(_debug_module_select == 0x04) then
31971 #case OCP_IC
31972 if (_layer_2_bt_debug_number<10) then
31973 _bt_debug_residue_of_2 = _layer_2_bt_debug_number % 2
31974 ocp_ic_base_address = 0x200EF616 + (_layer_2_bt_debug_number - _bt_debug_residue_of_2)
31975 layer4_signal_value = _signal_in_module_select << (_bt_debug_residue_of_2 * 8)
31976 mask_layer4 = 0x7F << (_bt_debug_residue_of_2 * 8)
31977 log "Configure signal in OCP_IC module:"
31978 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, ocp_ic_base_address, layer4_signal_value , mask_layer4
31979 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31980 end if
31981 elseif(_debug_module_select == 0x10) then
31982 #case AOD GCM
31983 if(_layer_2_bt_func_x > 0 & _layer_2_bt_func_x < 10) then
31984 # *****************AOD_DEBUG_CTL_HIGH CONFIGURE to '1'***************************
31985 _aod_debug_mask = 0x1 << (_layer_2_bt_func_x - 1)
31986 _aod_debug_value = 0x1 << (_layer_2_bt_func_x - 1)
31987 log "Allow signal from AOD GCM (Debug_ctl_high) module:"
31988 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E605E, _aod_debug_value, _aod_debug_mask
31989 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
31990
31991 _bt_func_residue_of_2 = (_layer_2_bt_func_x - 1) % 2
31992 aod_gcm_base_address = 0x200E604C + ((_layer_2_bt_func_x - 1) - _bt_func_residue_of_2)
31993 layer4_signal_value = _signal_in_module_select << (_bt_func_residue_of_2 * 8)
31994 mask_layer4 = 0x3F << (_bt_func_residue_of_2 * 8)
31995 else
31996 #************ AOD_DEBUG_CTL_LOW CONFIGURE***************
31997 _aod_debug_mask = 0x1 << _layer_2_bt_debug_number
31998 _aod_debug_value = 0x1 << _layer_2_bt_debug_number
31999 log "Allow signal from AOD GCM (Debug_ctl_low) module:"
32000 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, 0x200E605C, _aod_debug_value, _aod_debug_mask
32001 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
32002
32003 _bt_debug_residue_of_2 = _layer_2_bt_debug_number % 2
32004 aod_gcm_base_address = 0x200E604C + (_layer_2_bt_debug_number - _bt_debug_residue_of_2)
32005 layer4_signal_value = _signal_in_module_select << (_bt_debug_residue_of_2 * 8)
32006 mask_layer4 = 0x3F << (_bt_debug_residue_of_2 * 8)
32007 end if
32008 log "Configure signal in AOD GCM module:"
32009 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, aod_gcm_base_address, layer4_signal_value , mask_layer4
32010 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
32011 elseif(_debug_module_select == 0x07) then
32012 #case BLUETOOTH
32013 if (_layer_2_bt_debug_number<10) then
32014 _bt_debug_residue_of_2 = _layer_2_bt_debug_number % 2
32015 bluetooth_base_address = 0x200E0F00 + (_layer_2_bt_debug_number - _bt_debug_residue_of_2)
32016 layer4_signal_value = _signal_in_module_select << (_bt_debug_residue_of_2 * 7)
32017 mask_layer4 = 0x7F << (_bt_debug_residue_of_2 * 7)
32018 log "Configure signal in BLUETOOTH module:"
32019 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, bluetooth_base_address, layer4_signal_value , mask_layer4
32020 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
32021 end if
32022 elseif(_debug_module_select == 0x05) then
32023 #case UART
32024 if (_layer_2_bt_debug_number<10) then
32025 uart_base_address = 0x200E1020 + ((_layer_2_bt_debug_number - _bt_debug_residue_of_4) /2 )
32026 layer4_signal_value = _signal_in_module_select << (_bt_debug_residue_of_4 * 4)
32027 mask_layer4 = 0x0F << (_bt_debug_residue_of_4 * 4)
32028 log "Configure signal in UART module:"
32029 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, uart_base_address, layer4_signal_value , mask_layer4
32030 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
32031 end if
32032 elseif(_debug_module_select == 0x0C) then
32033 #case BLE DMA
32034 if (_layer_2_bt_debug_number<10) then
32035 ble_dma_base_address = 0x200EF32A + ((_layer_2_bt_debug_number - _bt_debug_residue_of_4) /2 )
32036 layer4_signal_value = _signal_in_module_select << (_bt_debug_residue_of_4 * 4)
32037 mask_layer4 = 0x0F << (_bt_debug_residue_of_4 * 4)
32038 log "Configure signal in BLE DMA module:"
32039 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, ble_dma_base_address, layer4_signal_value , mask_layer4
32040 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
32041 end if
32042 elseif(_debug_module_select == 0x0D) then
32043 #case AVPR DMA
32044 if (_layer_2_bt_debug_number<10) then
32045 avpr_dma_base_address = 0x200EF42A + ((_layer_2_bt_debug_number - _bt_debug_residue_of_4) /2 )
32046 layer4_signal_value = _signal_in_module_select << (_bt_debug_residue_of_4 * 4)
32047 mask_layer4 = 0x0F << (_bt_debug_residue_of_4 * 4)
32048 log "Configure signal in AVPR DMA module:"
32049 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, avpr_dma_base_address, layer4_signal_value , mask_layer4
32050 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
32051 end if
32052 elseif(_debug_module_select == 0x0F) then
32053 #case NFC DMA
32054 if (_layer_2_bt_debug_number<10) then
32055 nfc_dma_base_address = 0x200EF22A + ((_layer_2_bt_debug_number - _bt_debug_residue_of_4) /2 )
32056 layer4_signal_value = _signal_in_module_select << (_bt_debug_residue_of_4 * 4)
32057 mask_layer4 = 0x0F << (_bt_debug_residue_of_4 * 4)
32058 log "Configure signal in NFC DMA module:"
32059 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, nfc_dma_base_address, layer4_signal_value , mask_layer4
32060 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
32061 end if
32062 elseif(_debug_module_select == 0x09) then
32063 #case SOC GCM
32064 if (_layer_2_bt_debug_number<10) then
32065 _bt_debug_residue_of_2 = _layer_2_bt_debug_number % 2
32066 soc_gcm_base_address = 0x200E604C + (_layer_2_bt_debug_number - _bt_debug_residue_of_2)
32067 layer4_signal_value = _signal_in_module_select << (_bt_debug_residue_of_2 * 8)
32068 mask_layer4 = 0x3F << (_bt_debug_residue_of_2 * 8)
32069 log "Configure signal in SOC GCM module:"
32070 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, soc_gcm_base_address, layer4_signal_value , mask_layer4
32071 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
32072 end if
32073 elseif(_debug_module_select == 0x0A) then
32074 #case AES
32075 if (_layer_2_bt_debug_number<10) then
32076 _bt_debug_residue_of_2 = _layer_2_bt_debug_number % 2
32077 aes_base_address = 0x2002F00E + (_layer_2_bt_debug_number - _bt_debug_residue_of_2)
32078 layer4_signal_value = _signal_in_module_select << (_bt_debug_residue_of_2 * 8)
32079 mask_layer4 = 0x1F << (_bt_debug_residue_of_2 * 8)
32080 log "Configure signal in AES module:"
32081 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, aes_base_address, layer4_signal_value , mask_layer4
32082 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
32083 end if
32084 elseif(_debug_module_select == 0x0B) then
32085 #case BLE PHYIF
32086 if (_layer_2_bt_debug_number<10) then
32087 _bt_debug_residue_of_2 = _layer_2_bt_debug_number % 2
32088 phyif_base_address = 0x2002E072 + (_layer_2_bt_debug_number - _bt_debug_residue_of_2)
32089 layer4_signal_value = _signal_in_module_select << (_bt_debug_residue_of_2 * 8)
32090 mask_layer4 = 0xFF << (_bt_debug_residue_of_2 * 8)
32091 log "Configure signal in BLE PHYIF module:"
32092 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, phyif_base_address, layer4_signal_value , mask_layer4
32093 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
32094 end if
32095 elseif(_debug_module_select == 0x0E) then
32096 #case AVPR Processor
32097 if (_layer_2_bt_debug_number<10) then
32098 _bt_debug_residue_of_2 = _layer_2_bt_debug_number % 2
32099 avpr_base_address = 0x2007A004 + (_layer_2_bt_debug_number - _bt_debug_residue_of_2)
32100 layer4_signal_value = _signal_in_module_select << (_bt_debug_residue_of_2 * 8)
32101 mask_layer4 = 0x7F << (_bt_debug_residue_of_2 * 8)
32102 log "Configure signal in AVPR PROCESSOR module:"
32103 Send_HCI_VS_Read_Modify_Write_Hardware_Register 0xFD09, avpr_base_address, layer4_signal_value , mask_layer4
32104 Wait_HCI_Command_Complete_VS_Read_Modify_Write_Hardware_Register_Event 5000, any, HCI_VS_Read_Modify_Write_Hardware_Register, 0x00
32105 end if
32106 end if
32107 log "LAYER 4 has been configured"
32108
32109 #*************************************End of layer 3 **********************************************
32110 end if
32111
32112]]></Macro>
32113
32114 <Param type="u" size="1" valtype="setup_select" label="setup_label">
32115 <Name>Setup select</Name>
32116 <Default>0x00</Default>
32117 <Desc>Select the setup (wl8/wl9)</Desc>
32118 </Param>
32119
32120 <Param cond="setup_label == 0">
32121 <Param type="u" size="1" valtype="physical_io_select" label="physical_io_label">
32122 <Name>Physical IO select</Name>
32123 <Default>0x0C</Default>
32124 <Desc>Select the physical IO on which you would like to connect the probe</Desc>
32125 </Param>
32126
32127
32128 <Param cond="physical_io_label == 0">
32129 <Param type="u" size="4" valtype="spi_clk_select" label="spi_clk_label">
32130 <Name>spi clk Select</Name>
32131 <Value>0x00000008</Value>
32132 </Param>
32133
32134 </Param>
32135
32136 <Param cond="physical_io_label == 1">
32137 <Param type="u" size="4" label="spi_din_label" valtype="spi_din_select">
32138 <Name>spi din Select</Name>
32139 <Default>0x01000008</Default>
32140 </Param>
32141
32142 <Param cond="(spi_din_label &amp; 0x0F000000) == 0x01000000">
32143 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
32144 <Name>Debug_module_select</Name>
32145 <Default>0x07</Default>
32146 <Desc>Select the BT:Debug Module</Desc>
32147 </Param>
32148
32149
32150 <Param cond="debug_module_label == 0x01">
32151 <Param type="u" size="1" valtype="mcu_module_select">
32152 <Name>MCU module select</Name>
32153 <Value>0x00</Value>
32154 </Param>
32155
32156 </Param>
32157 <Param cond="debug_module_label == 0x02">
32158 <Param type="u" size="1" valtype="sdio_module_select">
32159 <Name>SDIO module select</Name>
32160 <Value>0x00</Value>
32161 </Param>
32162
32163 </Param>
32164 <Param cond="debug_module_label == 0x03">
32165 <Param type="u" size="1" valtype="dma_module_select">
32166 <Name>HCI DMA module select</Name>
32167 <Value>0x00</Value>
32168 </Param>
32169
32170 </Param>
32171 <Param cond="debug_module_label == 0x04">
32172 <Param type="u" size="1" valtype="ocp_ic_module_select">
32173 <Name>OCP IC module select</Name>
32174 <Value>0x00</Value>
32175 </Param>
32176
32177 </Param>
32178 <Param cond="debug_module_label == 0x05">
32179 <Param type="u" size="1" valtype="uart_module_select">
32180 <Name>UART module select</Name>
32181 <Value>0x00</Value>
32182 </Param>
32183
32184 </Param>
32185 <Param cond="debug_module_label == 0x07">
32186 <Param type="u" size="1" valtype="bluetooth_module_select">
32187 <Name>BLUETOOTH module select</Name>
32188 <Value>0x00</Value>
32189 </Param>
32190
32191 </Param>
32192 <Param cond="debug_module_label == 0x08">
32193 <Param type="u" size="1" valtype="pcmi_module_select">
32194 <Name>PCMI module select</Name>
32195 <Value>0x00</Value>
32196 </Param>
32197
32198 </Param>
32199 <Param cond="debug_module_label == 0x09">
32200 <Param type="u" size="1" valtype="soc_gcm_module_select">
32201 <Name>SOC GCM module select</Name>
32202 <Value>0x00</Value>
32203 </Param>
32204
32205 </Param>
32206 <Param cond="debug_module_label == 0x0A">
32207 <Param type="u" size="1" valtype="aes_module_select">
32208 <Name>AES module select</Name>
32209 <Value>0x00</Value>
32210 </Param>
32211
32212 </Param>
32213 <Param cond="debug_module_label == 0x0B">
32214 <Param type="u" size="1" valtype="ble_phyif_module_select">
32215 <Name>BLE_PHYIF module select</Name>
32216 <Value>0x00</Value>
32217 </Param>
32218
32219 </Param>
32220 <Param cond="debug_module_label == 0x0C">
32221 <Param type="u" size="1" valtype="dma_module_select">
32222 <Name>BLE DMA module select</Name>
32223 <Value>0x00</Value>
32224 </Param>
32225
32226 </Param>
32227
32228 <Param cond="debug_module_label == 0x0D">
32229 <Param type="u" size="1" valtype="dma_module_select">
32230 <Name>AVPR DMA module select</Name>
32231 <Value>0x00</Value>
32232 </Param>
32233
32234 </Param>
32235
32236 <Param cond="debug_module_label == 0x0E">
32237 <Param type="u" size="1" valtype="avpr_module_select">
32238 <Name>AVPR Processor module select</Name>
32239 <Value>0x00</Value>
32240 </Param>
32241
32242 </Param>
32243
32244 <Param cond="debug_module_label == 0x0F">
32245 <Param type="u" size="1" valtype="dma_module_select">
32246 <Name>NFC DMA module select</Name>
32247 <Value>0x00</Value>
32248 </Param>
32249
32250 </Param>
32251
32252 <Param cond="debug_module_label == 0x10">
32253 <Param type="u" size="1" valtype="aod_gcm_module_select">
32254 <Name>AOD GCM module select</Name>
32255 <Value>0x00</Value>
32256 </Param>
32257
32258 </Param>
32259
32260 </Param>
32261
32262 </Param>
32263
32264 <Param cond="physical_io_label == 2">
32265 <Param type="u" size="4" valtype="spi_dout_select" label="spi_dout_label">
32266 <Name>spi dout Select</Name>
32267 <Default>0x01200008</Default>
32268 </Param>
32269 <Param cond="(spi_dout_label &amp; 0x0F000000) == 0x01000000">
32270 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
32271 <Name>Debug_module_select</Name>
32272 <Default>0x07</Default>
32273 <Desc>Select the BT:Debug Module</Desc>
32274 </Param>
32275
32276 <Param cond="debug_module_label == 0x01">
32277 <Param type="u" size="1" valtype="mcu_module_select">
32278 <Name>MCU module select</Name>
32279 <Value>0x00</Value>
32280 </Param>
32281
32282 </Param>
32283 <Param cond="debug_module_label == 0x02">
32284 <Param type="u" size="1" valtype="sdio_module_select">
32285 <Name>SDIO module select</Name>
32286 <Value>0x00</Value>
32287 </Param>
32288
32289 </Param>
32290 <Param cond="debug_module_label == 0x03">
32291 <Param type="u" size="1" valtype="dma_module_select">
32292 <Name>HCI DMA module select</Name>
32293 <Value>0x00</Value>
32294 </Param>
32295
32296 </Param>
32297 <Param cond="debug_module_label == 0x04">
32298 <Param type="u" size="1" valtype="ocp_ic_module_select">
32299 <Name>OCP IC module select</Name>
32300 <Value>0x00</Value>
32301 </Param>
32302
32303 </Param>
32304 <Param cond="debug_module_label == 0x05">
32305 <Param type="u" size="1" valtype="uart_module_select">
32306 <Name>UART module select</Name>
32307 <Value>0x00</Value>
32308 </Param>
32309
32310 </Param>
32311 <Param cond="debug_module_label == 0x07">
32312 <Param type="u" size="1" valtype="bluetooth_module_select">
32313 <Name>BLUETOOTH module select</Name>
32314 <Value>0x00</Value>
32315 </Param>
32316
32317 </Param>
32318 <Param cond="debug_module_label == 0x08">
32319 <Param type="u" size="1" valtype="pcmi_module_select">
32320 <Name>PCMI module select</Name>
32321 <Value>0x00</Value>
32322 </Param>
32323
32324 </Param>
32325 <Param cond="debug_module_label == 0x09">
32326 <Param type="u" size="1" valtype="soc_gcm_module_select">
32327 <Name>SOC GCM module select</Name>
32328 <Value>0x00</Value>
32329 </Param>
32330
32331 </Param>
32332 <Param cond="debug_module_label == 0x0A">
32333 <Param type="u" size="1" valtype="aes_module_select">
32334 <Name>AES module select</Name>
32335 <Value>0x00</Value>
32336 </Param>
32337
32338 </Param>
32339 <Param cond="debug_module_label == 0x0B">
32340 <Param type="u" size="1" valtype="ble_phyif_module_select">
32341 <Name>BLE_PHYIF module select</Name>
32342 <Value>0x00</Value>
32343 </Param>
32344
32345 </Param>
32346 <Param cond="debug_module_label == 0x0C">
32347 <Param type="u" size="1" valtype="dma_module_select">
32348 <Name>BLE DMA module select</Name>
32349 <Value>0x00</Value>
32350 </Param>
32351
32352 </Param>
32353
32354 <Param cond="debug_module_label == 0x0D">
32355 <Param type="u" size="1" valtype="dma_module_select">
32356 <Name>AVPR DMA module select</Name>
32357 <Value>0x00</Value>
32358 </Param>
32359
32360 </Param>
32361
32362 <Param cond="debug_module_label == 0x0E">
32363 <Param type="u" size="1" valtype="avpr_module_select">
32364 <Name>AVPR Processor module select</Name>
32365 <Value>0x00</Value>
32366 </Param>
32367
32368 </Param>
32369
32370 <Param cond="debug_module_label == 0x0F">
32371 <Param type="u" size="1" valtype="dma_module_select">
32372 <Name>NFC DMA module select</Name>
32373 <Value>0x00</Value>
32374 </Param>
32375
32376 </Param>
32377
32378 <Param cond="debug_module_label == 0x10">
32379 <Param type="u" size="1" valtype="aod_gcm_module_select">
32380 <Name>AOD GCM module select</Name>
32381 <Value>0x00</Value>
32382 </Param>
32383
32384 </Param>
32385
32386 </Param>
32387
32388 </Param>
32389
32390 <Param cond="physical_io_label == 3">
32391 <Param type="u" size="4" valtype="spi_csx_select" label="spi_csx_label">
32392 <Name>spi csx Select</Name>
32393 <Default>0x01300008</Default>
32394 </Param>
32395 <Param cond="(spi_csx_label &amp; 0x0F000000) == 0x01000000">
32396 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
32397 <Name>Debug_module_select</Name>
32398 <Default>0x07</Default>
32399 <Desc>Select the BT:Debug Module</Desc>
32400 </Param>
32401
32402 <Param cond="debug_module_label == 0x01">
32403 <Param type="u" size="1" valtype="mcu_module_select">
32404 <Name>MCU module select</Name>
32405 <Value>0x00</Value>
32406 </Param>
32407
32408 </Param>
32409 <Param cond="debug_module_label == 0x02">
32410 <Param type="u" size="1" valtype="sdio_module_select">
32411 <Name>SDIO module select</Name>
32412 <Value>0x00</Value>
32413 </Param>
32414
32415 </Param>
32416 <Param cond="debug_module_label == 0x03">
32417 <Param type="u" size="1" valtype="dma_module_select">
32418 <Name>HCI DMA module select</Name>
32419 <Value>0x00</Value>
32420 </Param>
32421
32422 </Param>
32423 <Param cond="debug_module_label == 0x04">
32424 <Param type="u" size="1" valtype="ocp_ic_module_select">
32425 <Name>OCP IC module select</Name>
32426 <Value>0x00</Value>
32427 </Param>
32428
32429 </Param>
32430 <Param cond="debug_module_label == 0x05">
32431 <Param type="u" size="1" valtype="uart_module_select">
32432 <Name>UART module select</Name>
32433 <Value>0x00</Value>
32434 </Param>
32435
32436 </Param>
32437 <Param cond="debug_module_label == 0x07">
32438 <Param type="u" size="1" valtype="bluetooth_module_select">
32439 <Name>BLUETOOTH module select</Name>
32440 <Value>0x00</Value>
32441 </Param>
32442
32443 </Param>
32444 <Param cond="debug_module_label == 0x08">
32445 <Param type="u" size="1" valtype="pcmi_module_select">
32446 <Name>PCMI module select</Name>
32447 <Value>0x00</Value>
32448 </Param>
32449
32450 </Param>
32451 <Param cond="debug_module_label == 0x09">
32452 <Param type="u" size="1" valtype="soc_gcm_module_select">
32453 <Name>SOC GCM module select</Name>
32454 <Value>0x00</Value>
32455 </Param>
32456
32457 </Param>
32458 <Param cond="debug_module_label == 0x0A">
32459 <Param type="u" size="1" valtype="aes_module_select">
32460 <Name>AES module select</Name>
32461 <Value>0x00</Value>
32462 </Param>
32463
32464 </Param>
32465 <Param cond="debug_module_label == 0x0B">
32466 <Param type="u" size="1" valtype="ble_phyif_module_select">
32467 <Name>BLE_PHYIF module select</Name>
32468 <Value>0x00</Value>
32469 </Param>
32470
32471 </Param>
32472 <Param cond="debug_module_label == 0x0C">
32473 <Param type="u" size="1" valtype="dma_module_select">
32474 <Name>BLE DMA module select</Name>
32475 <Value>0x00</Value>
32476 </Param>
32477
32478 </Param>
32479
32480 <Param cond="debug_module_label == 0x0D">
32481 <Param type="u" size="1" valtype="dma_module_select">
32482 <Name>AVPR DMA module select</Name>
32483 <Value>0x00</Value>
32484 </Param>
32485
32486 </Param>
32487
32488 <Param cond="debug_module_label == 0x0E">
32489 <Param type="u" size="1" valtype="avpr_module_select">
32490 <Name>AVPR Processor module select</Name>
32491 <Value>0x00</Value>
32492 </Param>
32493
32494 </Param>
32495
32496 <Param cond="debug_module_label == 0x0F">
32497 <Param type="u" size="1" valtype="dma_module_select">
32498 <Name>NFC DMA module select</Name>
32499 <Value>0x00</Value>
32500 </Param>
32501
32502 </Param>
32503
32504 <Param cond="debug_module_label == 0x10">
32505 <Param type="u" size="1" valtype="aod_gcm_module_select">
32506 <Name>AOD GCM module select</Name>
32507 <Value>0x00</Value>
32508 </Param>
32509
32510 </Param>
32511
32512 </Param>
32513
32514 </Param>
32515
32516 <Param cond="physical_io_label == 4">
32517 <Param type="u" size="4" valtype="sdio_d1_select" label="sdio_d1_label">
32518 <Name>sdio d1 Select</Name>
32519 <Default>0x01400008</Default>
32520 </Param>
32521
32522 <Param cond="(sdio_d1_label &amp; 0x0F000000) == 0x01000000">
32523 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
32524 <Name>Debug_module_select</Name>
32525 <Default>0x07</Default>
32526 <Desc>Select the BT:Debug Module</Desc>
32527 </Param>
32528
32529 <Param cond="debug_module_label == 0x01">
32530 <Param type="u" size="1" valtype="mcu_module_select">
32531 <Name>MCU module select</Name>
32532 <Value>0x00</Value>
32533 </Param>
32534
32535 </Param>
32536 <Param cond="debug_module_label == 0x02">
32537 <Param type="u" size="1" valtype="sdio_module_select">
32538 <Name>SDIO module select</Name>
32539 <Value>0x00</Value>
32540 </Param>
32541
32542 </Param>
32543 <Param cond="debug_module_label == 0x03">
32544 <Param type="u" size="1" valtype="dma_module_select">
32545 <Name>HCI DMA module select</Name>
32546 <Value>0x00</Value>
32547 </Param>
32548
32549 </Param>
32550 <Param cond="debug_module_label == 0x04">
32551 <Param type="u" size="1" valtype="ocp_ic_module_select">
32552 <Name>OCP IC module select</Name>
32553 <Value>0x00</Value>
32554 </Param>
32555
32556 </Param>
32557 <Param cond="debug_module_label == 0x05">
32558 <Param type="u" size="1" valtype="uart_module_select">
32559 <Name>UART module select</Name>
32560 <Value>0x00</Value>
32561 </Param>
32562
32563 </Param>
32564 <Param cond="debug_module_label == 0x07">
32565 <Param type="u" size="1" valtype="bluetooth_module_select">
32566 <Name>BLUETOOTH module select</Name>
32567 <Value>0x00</Value>
32568 </Param>
32569
32570 </Param>
32571 <Param cond="debug_module_label == 0x08">
32572 <Param type="u" size="1" valtype="pcmi_module_select">
32573 <Name>PCMI module select</Name>
32574 <Value>0x00</Value>
32575 </Param>
32576
32577 </Param>
32578 <Param cond="debug_module_label == 0x09">
32579 <Param type="u" size="1" valtype="soc_gcm_module_select">
32580 <Name>SOC GCM module select</Name>
32581 <Value>0x00</Value>
32582 </Param>
32583
32584 </Param>
32585 <Param cond="debug_module_label == 0x0A">
32586 <Param type="u" size="1" valtype="aes_module_select">
32587 <Name>AES module select</Name>
32588 <Value>0x00</Value>
32589 </Param>
32590
32591 </Param>
32592 <Param cond="debug_module_label == 0x0B">
32593 <Param type="u" size="1" valtype="ble_phyif_module_select">
32594 <Name>BLE_PHYIF module select</Name>
32595 <Value>0x00</Value>
32596 </Param>
32597
32598 </Param>
32599 <Param cond="debug_module_label == 0x0C">
32600 <Param type="u" size="1" valtype="dma_module_select">
32601 <Name>BLE DMA module select</Name>
32602 <Value>0x00</Value>
32603 </Param>
32604
32605 </Param>
32606
32607 <Param cond="debug_module_label == 0x0D">
32608 <Param type="u" size="1" valtype="dma_module_select">
32609 <Name>AVPR DMA module select</Name>
32610 <Value>0x00</Value>
32611 </Param>
32612
32613 </Param>
32614
32615 <Param cond="debug_module_label == 0x0E">
32616 <Param type="u" size="1" valtype="avpr_module_select">
32617 <Name>AVPR Processor module select</Name>
32618 <Value>0x00</Value>
32619 </Param>
32620
32621 </Param>
32622
32623 <Param cond="debug_module_label == 0x0F">
32624 <Param type="u" size="1" valtype="dma_module_select">
32625 <Name>NFC DMA module select</Name>
32626 <Value>0x00</Value>
32627 </Param>
32628
32629 </Param>
32630
32631 <Param cond="debug_module_label == 0x10">
32632 <Param type="u" size="1" valtype="aod_gcm_module_select">
32633 <Name>AOD GCM module select</Name>
32634 <Value>0x00</Value>
32635 </Param>
32636
32637 </Param>
32638
32639 </Param>
32640
32641 </Param>
32642
32643
32644 <Param cond="physical_io_label == 5">
32645 <Param type="u" size="4" valtype="sdio_d2_select" label="sdio_d2_label">
32646 <Name>sdio d2 select</Name>
32647 <Default>0x01500008</Default>
32648 </Param>
32649 <Param cond="(sdio_d2_label &amp; 0x0F000000) == 0x01000000">
32650 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
32651 <Name>Debug_module_select</Name>
32652 <Default>0x07</Default>
32653 <Desc>Select the BT:Debug Module</Desc>
32654 </Param>
32655
32656 <Param cond="debug_module_label == 0x01">
32657 <Param type="u" size="1" valtype="mcu_module_select">
32658 <Name>MCU module select</Name>
32659 <Value>0x00</Value>
32660 </Param>
32661
32662 </Param>
32663 <Param cond="debug_module_label == 0x02">
32664 <Param type="u" size="1" valtype="sdio_module_select">
32665 <Name>SDIO module select</Name>
32666 <Value>0x00</Value>
32667 </Param>
32668
32669 </Param>
32670 <Param cond="debug_module_label == 0x03">
32671 <Param type="u" size="1" valtype="dma_module_select">
32672 <Name>HCI DMA module select</Name>
32673 <Value>0x00</Value>
32674 </Param>
32675
32676 </Param>
32677 <Param cond="debug_module_label == 0x04">
32678 <Param type="u" size="1" valtype="ocp_ic_module_select">
32679 <Name>OCP IC module select</Name>
32680 <Value>0x00</Value>
32681 </Param>
32682
32683 </Param>
32684 <Param cond="debug_module_label == 0x05">
32685 <Param type="u" size="1" valtype="uart_module_select">
32686 <Name>UART module select</Name>
32687 <Value>0x00</Value>
32688 </Param>
32689
32690 </Param>
32691 <Param cond="debug_module_label == 0x07">
32692 <Param type="u" size="1" valtype="bluetooth_module_select">
32693 <Name>BLUETOOTH module select</Name>
32694 <Value>0x00</Value>
32695 </Param>
32696
32697 </Param>
32698 <Param cond="debug_module_label == 0x08">
32699 <Param type="u" size="1" valtype="pcmi_module_select">
32700 <Name>PCMI module select</Name>
32701 <Value>0x00</Value>
32702 </Param>
32703
32704 </Param>
32705 <Param cond="debug_module_label == 0x09">
32706 <Param type="u" size="1" valtype="soc_gcm_module_select">
32707 <Name>SOC GCM module select</Name>
32708 <Value>0x00</Value>
32709 </Param>
32710
32711 </Param>
32712 <Param cond="debug_module_label == 0x0A">
32713 <Param type="u" size="1" valtype="aes_module_select">
32714 <Name>AES module select</Name>
32715 <Value>0x00</Value>
32716 </Param>
32717
32718 </Param>
32719 <Param cond="debug_module_label == 0x0B">
32720 <Param type="u" size="1" valtype="ble_phyif_module_select">
32721 <Name>BLE_PHYIF module select</Name>
32722 <Value>0x00</Value>
32723 </Param>
32724
32725 </Param>
32726 <Param cond="debug_module_label == 0x0C">
32727 <Param type="u" size="1" valtype="dma_module_select">
32728 <Name>BLE DMA module select</Name>
32729 <Value>0x00</Value>
32730 </Param>
32731
32732 </Param>
32733
32734 <Param cond="debug_module_label == 0x0D">
32735 <Param type="u" size="1" valtype="dma_module_select">
32736 <Name>AVPR DMA module select</Name>
32737 <Value>0x00</Value>
32738 </Param>
32739
32740 </Param>
32741
32742 <Param cond="debug_module_label == 0x0E">
32743 <Param type="u" size="1" valtype="avpr_module_select">
32744 <Name>AVPR Processor module select</Name>
32745 <Value>0x00</Value>
32746 </Param>
32747
32748 </Param>
32749
32750 <Param cond="debug_module_label == 0x0F">
32751 <Param type="u" size="1" valtype="dma_module_select">
32752 <Name>NFC DMA module select</Name>
32753 <Value>0x00</Value>
32754 </Param>
32755
32756 </Param>
32757
32758 <Param cond="debug_module_label == 0x10">
32759 <Param type="u" size="1" valtype="aod_gcm_module_select">
32760 <Name>AOD GCM module select</Name>
32761 <Value>0x00</Value>
32762 </Param>
32763
32764 </Param>
32765 </Param>
32766
32767 </Param>
32768
32769 <Param cond="physical_io_label == 6">
32770 <Param type="u" size="4" valtype="sdio_irq_select" label="sdio_irq_label">
32771 <Name>sdio irq select</Name>
32772 <Default>0x01600008</Default>
32773 </Param>
32774
32775 <Param cond="(sdio_irq_label &amp; 0x0F000000) == 0x01000000">
32776 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
32777 <Name>Debug_module_select</Name>
32778 <Default>0x07</Default>
32779 <Desc>Select the BT:Debug Module</Desc>
32780 </Param>
32781 <Param cond="debug_module_label == 0x01">
32782 <Param type="u" size="1" valtype="mcu_module_select">
32783 <Name>MCU module select</Name>
32784 <Value>0x00</Value>
32785 </Param>
32786
32787 </Param>
32788 <Param cond="debug_module_label == 0x02">
32789 <Param type="u" size="1" valtype="sdio_module_select">
32790 <Name>SDIO module select</Name>
32791 <Value>0x00</Value>
32792 </Param>
32793
32794 </Param>
32795 <Param cond="debug_module_label == 0x03">
32796 <Param type="u" size="1" valtype="dma_module_select">
32797 <Name>HCI DMA module select</Name>
32798 <Value>0x00</Value>
32799 </Param>
32800
32801 </Param>
32802 <Param cond="debug_module_label == 0x04">
32803 <Param type="u" size="1" valtype="ocp_ic_module_select">
32804 <Name>OCP IC module select</Name>
32805 <Value>0x00</Value>
32806 </Param>
32807
32808 </Param>
32809 <Param cond="debug_module_label == 0x05">
32810 <Param type="u" size="1" valtype="uart_module_select">
32811 <Name>UART module select</Name>
32812 <Value>0x00</Value>
32813 </Param>
32814
32815 </Param>
32816 <Param cond="debug_module_label == 0x07">
32817 <Param type="u" size="1" valtype="bluetooth_module_select">
32818 <Name>BLUETOOTH module select</Name>
32819 <Value>0x00</Value>
32820 </Param>
32821
32822 </Param>
32823 <Param cond="debug_module_label == 0x08">
32824 <Param type="u" size="1" valtype="pcmi_module_select">
32825 <Name>PCMI module select</Name>
32826 <Value>0x00</Value>
32827 </Param>
32828
32829 </Param>
32830 <Param cond="debug_module_label == 0x09">
32831 <Param type="u" size="1" valtype="soc_gcm_module_select">
32832 <Name>SOC GCM module select</Name>
32833 <Value>0x00</Value>
32834 </Param>
32835
32836 </Param>
32837 <Param cond="debug_module_label == 0x0A">
32838 <Param type="u" size="1" valtype="aes_module_select">
32839 <Name>AES module select</Name>
32840 <Value>0x00</Value>
32841 </Param>
32842
32843 </Param>
32844 <Param cond="debug_module_label == 0x0B">
32845 <Param type="u" size="1" valtype="ble_phyif_module_select">
32846 <Name>BLE_PHYIF module select</Name>
32847 <Value>0x00</Value>
32848 </Param>
32849
32850 </Param>
32851 <Param cond="debug_module_label == 0x0C">
32852 <Param type="u" size="1" valtype="dma_module_select">
32853 <Name>BLE DMA module select</Name>
32854 <Value>0x00</Value>
32855 </Param>
32856
32857 </Param>
32858
32859 <Param cond="debug_module_label == 0x0D">
32860 <Param type="u" size="1" valtype="dma_module_select">
32861 <Name>AVPR DMA module select</Name>
32862 <Value>0x00</Value>
32863 </Param>
32864
32865 </Param>
32866
32867 <Param cond="debug_module_label == 0x0E">
32868 <Param type="u" size="1" valtype="avpr_module_select">
32869 <Name>AVPR Processor module select</Name>
32870 <Value>0x00</Value>
32871 </Param>
32872
32873 </Param>
32874
32875 <Param cond="debug_module_label == 0x0F">
32876 <Param type="u" size="1" valtype="dma_module_select">
32877 <Name>NFC DMA module select</Name>
32878 <Value>0x00</Value>
32879 </Param>
32880
32881 </Param>
32882
32883 <Param cond="debug_module_label == 0x10">
32884 <Param type="u" size="1" valtype="aod_gcm_module_select">
32885 <Name>AOD GCM module select</Name>
32886 <Value>0x00</Value>
32887 </Param>
32888
32889 </Param>
32890
32891 </Param>
32892
32893 </Param>
32894
32895 <Param cond="physical_io_label == 7">
32896 <Param type="u" size="4" valtype="wlan_sw_3v_select" label="wlan_sw_3v_label">
32897 <Name>wlan sw 3v select</Name>
32898 <Default>0x3000B001</Default>
32899 </Param>
32900
32901 <Param cond="(wlan_sw_3v_label &amp; 0x0F000000) == 0x01000000">
32902 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
32903 <Name>Debug_module_select</Name>
32904 <Default>0x07</Default>
32905 <Desc>Select the BT:Debug Module</Desc>
32906 </Param>
32907
32908 <Param cond="debug_module_label == 0x01">
32909 <Param type="u" size="1" valtype="mcu_module_select">
32910 <Name>MCU module select</Name>
32911 <Value>0x00</Value>
32912 </Param>
32913
32914 </Param>
32915 <Param cond="debug_module_label == 0x02">
32916 <Param type="u" size="1" valtype="sdio_module_select">
32917 <Name>SDIO module select</Name>
32918 <Value>0x00</Value>
32919 </Param>
32920
32921 </Param>
32922 <Param cond="debug_module_label == 0x03">
32923 <Param type="u" size="1" valtype="dma_module_select">
32924 <Name>HCI DMA module select</Name>
32925 <Value>0x00</Value>
32926 </Param>
32927
32928 </Param>
32929 <Param cond="debug_module_label == 0x04">
32930 <Param type="u" size="1" valtype="ocp_ic_module_select">
32931 <Name>OCP IC module select</Name>
32932 <Value>0x00</Value>
32933 </Param>
32934
32935 </Param>
32936 <Param cond="debug_module_label == 0x05">
32937 <Param type="u" size="1" valtype="uart_module_select">
32938 <Name>UART module select</Name>
32939 <Value>0x00</Value>
32940 </Param>
32941
32942 </Param>
32943 <Param cond="debug_module_label == 0x07">
32944 <Param type="u" size="1" valtype="bluetooth_module_select">
32945 <Name>BLUETOOTH module select</Name>
32946 <Value>0x00</Value>
32947 </Param>
32948
32949 </Param>
32950 <Param cond="debug_module_label == 0x08">
32951 <Param type="u" size="1" valtype="pcmi_module_select">
32952 <Name>PCMI module select</Name>
32953 <Value>0x00</Value>
32954 </Param>
32955
32956 </Param>
32957 <Param cond="debug_module_label == 0x09">
32958 <Param type="u" size="1" valtype="soc_gcm_module_select">
32959 <Name>SOC GCM module select</Name>
32960 <Value>0x00</Value>
32961 </Param>
32962
32963 </Param>
32964 <Param cond="debug_module_label == 0x0A">
32965 <Param type="u" size="1" valtype="aes_module_select">
32966 <Name>AES module select</Name>
32967 <Value>0x00</Value>
32968 </Param>
32969
32970 </Param>
32971 <Param cond="debug_module_label == 0x0B">
32972 <Param type="u" size="1" valtype="ble_phyif_module_select">
32973 <Name>BLE_PHYIF module select</Name>
32974 <Value>0x00</Value>
32975 </Param>
32976
32977 </Param>
32978 <Param cond="debug_module_label == 0x0C">
32979 <Param type="u" size="1" valtype="dma_module_select">
32980 <Name>BLE DMA module select</Name>
32981 <Value>0x00</Value>
32982 </Param>
32983
32984 </Param>
32985
32986 <Param cond="debug_module_label == 0x0D">
32987 <Param type="u" size="1" valtype="dma_module_select">
32988 <Name>AVPR DMA module select</Name>
32989 <Value>0x00</Value>
32990 </Param>
32991
32992 </Param>
32993
32994 <Param cond="debug_module_label == 0x0E">
32995 <Param type="u" size="1" valtype="avpr_module_select">
32996 <Name>AVPR Processor module select</Name>
32997 <Value>0x00</Value>
32998 </Param>
32999
33000 </Param>
33001
33002 <Param cond="debug_module_label == 0x0F">
33003 <Param type="u" size="1" valtype="dma_module_select">
33004 <Name>NFC DMA module select</Name>
33005 <Value>0x00</Value>
33006 </Param>
33007
33008 </Param>
33009
33010 <Param cond="debug_module_label == 0x10">
33011 <Param type="u" size="1" valtype="aod_gcm_module_select">
33012 <Name>AOD GCM module select</Name>
33013 <Value>0x00</Value>
33014 </Param>
33015
33016 </Param>
33017 </Param>
33018
33019 </Param>
33020
33021 <Param cond="physical_io_label == 8">
33022 <Param type="u" size="4" valtype="bt_hci_uart_tx_select" label="bt_hci_uart_tx_label">
33023 <Name>bt hci uart tx select</Name>
33024 <Default>0xA0005100</Default>
33025 </Param>
33026
33027 </Param>
33028
33029 <Param cond="physical_io_label == 9">
33030 <Param type="u" size="4" valtype="bt_hci_uart_rx_select" label="bt_hci_uart_rx_label">
33031 <Name>bt hci uart rx select</Name>
33032 <Default>0xA0006100</Default>
33033 </Param>
33034
33035 </Param>
33036
33037 <Param cond="physical_io_label == 10">
33038 <Param type="u" size="4" valtype="bt_hci_uart_cts_select" label="bt_hci_uart_cts_label">
33039 <Name>bt hci uart cts select</Name>
33040 <Default>0xA0007100</Default>
33041 </Param>
33042
33043 <Param cond="(bt_hci_uart_cts_label &amp; 0x0F000000) == 0x01000000">
33044 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
33045 <Name>Debug_module_select</Name>
33046 <Default>0x07</Default>
33047 <Desc>Select the BT:Debug Module</Desc>
33048 </Param>
33049 <Param cond="debug_module_label == 0x01">
33050 <Param type="u" size="1" valtype="mcu_module_select">
33051 <Name>MCU module select</Name>
33052 <Value>0x00</Value>
33053 </Param>
33054
33055 </Param>
33056 <Param cond="debug_module_label == 0x02">
33057 <Param type="u" size="1" valtype="sdio_module_select">
33058 <Name>SDIO module select</Name>
33059 <Value>0x00</Value>
33060 </Param>
33061
33062 </Param>
33063 <Param cond="debug_module_label == 0x03">
33064 <Param type="u" size="1" valtype="dma_module_select">
33065 <Name>HCI DMA module select</Name>
33066 <Value>0x00</Value>
33067 </Param>
33068
33069 </Param>
33070 <Param cond="debug_module_label == 0x04">
33071 <Param type="u" size="1" valtype="ocp_ic_module_select">
33072 <Name>OCP IC module select</Name>
33073 <Value>0x00</Value>
33074 </Param>
33075
33076 </Param>
33077 <Param cond="debug_module_label == 0x05">
33078 <Param type="u" size="1" valtype="uart_module_select">
33079 <Name>UART module select</Name>
33080 <Value>0x00</Value>
33081 </Param>
33082
33083 </Param>
33084 <Param cond="debug_module_label == 0x07">
33085 <Param type="u" size="1" valtype="bluetooth_module_select">
33086 <Name>BLUETOOTH module select</Name>
33087 <Value>0x00</Value>
33088 </Param>
33089
33090 </Param>
33091 <Param cond="debug_module_label == 0x08">
33092 <Param type="u" size="1" valtype="pcmi_module_select">
33093 <Name>PCMI module select</Name>
33094 <Value>0x00</Value>
33095 </Param>
33096
33097 </Param>
33098 <Param cond="debug_module_label == 0x09">
33099 <Param type="u" size="1" valtype="soc_gcm_module_select">
33100 <Name>SOC GCM module select</Name>
33101 <Value>0x00</Value>
33102 </Param>
33103
33104 </Param>
33105 <Param cond="debug_module_label == 0x0A">
33106 <Param type="u" size="1" valtype="aes_module_select">
33107 <Name>AES module select</Name>
33108 <Value>0x00</Value>
33109 </Param>
33110
33111 </Param>
33112 <Param cond="debug_module_label == 0x0B">
33113 <Param type="u" size="1" valtype="ble_phyif_module_select">
33114 <Name>BLE_PHYIF module select</Name>
33115 <Value>0x00</Value>
33116 </Param>
33117
33118 </Param>
33119 <Param cond="debug_module_label == 0x0C">
33120 <Param type="u" size="1" valtype="dma_module_select">
33121 <Name>BLE DMA module select</Name>
33122 <Value>0x00</Value>
33123 </Param>
33124
33125 </Param>
33126
33127 <Param cond="debug_module_label == 0x0D">
33128 <Param type="u" size="1" valtype="dma_module_select">
33129 <Name>AVPR DMA module select</Name>
33130 <Value>0x00</Value>
33131 </Param>
33132
33133 </Param>
33134
33135 <Param cond="debug_module_label == 0x0E">
33136 <Param type="u" size="1" valtype="avpr_module_select">
33137 <Name>AVPR Processor module select</Name>
33138 <Value>0x00</Value>
33139 </Param>
33140
33141 </Param>
33142
33143 <Param cond="debug_module_label == 0x0F">
33144 <Param type="u" size="1" valtype="dma_module_select">
33145 <Name>NFC DMA module select</Name>
33146 <Value>0x00</Value>
33147 </Param>
33148
33149 </Param>
33150
33151 <Param cond="debug_module_label == 0x10">
33152 <Param type="u" size="1" valtype="aod_gcm_module_select">
33153 <Name>AOD GCM module select</Name>
33154 <Value>0x00</Value>
33155 </Param>
33156
33157 </Param>
33158
33159 </Param>
33160 </Param>
33161
33162 <Param cond="physical_io_label == 11">
33163 <Param type="u" size="4" valtype="bt_hci_uart_rts_select" label="bt_hci_uart_rts_label">
33164 <Name>bt hci uart rts select</Name>
33165 <Default>0xA0008100</Default>
33166 </Param>
33167
33168 <Param cond="(bt_hci_uart_rts_label &amp; 0x0F000000) == 0x01000000">
33169 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
33170 <Name>Debug_module_select</Name>
33171 <Default>0x07</Default>
33172 <Desc>Select the BT:Debug Module</Desc>
33173 </Param>
33174 <Param cond="debug_module_label == 0x01">
33175 <Param type="u" size="1" valtype="mcu_module_select">
33176 <Name>MCU module select</Name>
33177 <Value>0x00</Value>
33178 </Param>
33179
33180 </Param>
33181 <Param cond="debug_module_label == 0x02">
33182 <Param type="u" size="1" valtype="sdio_module_select">
33183 <Name>SDIO module select</Name>
33184 <Value>0x00</Value>
33185 </Param>
33186
33187 </Param>
33188 <Param cond="debug_module_label == 0x03">
33189 <Param type="u" size="1" valtype="dma_module_select">
33190 <Name>HCI DMA module select</Name>
33191 <Value>0x00</Value>
33192 </Param>
33193
33194 </Param>
33195 <Param cond="debug_module_label == 0x04">
33196 <Param type="u" size="1" valtype="ocp_ic_module_select">
33197 <Name>OCP IC module select</Name>
33198 <Value>0x00</Value>
33199 </Param>
33200
33201 </Param>
33202 <Param cond="debug_module_label == 0x05">
33203 <Param type="u" size="1" valtype="uart_module_select">
33204 <Name>UART module select</Name>
33205 <Value>0x00</Value>
33206 </Param>
33207
33208 </Param>
33209 <Param cond="debug_module_label == 0x07">
33210 <Param type="u" size="1" valtype="bluetooth_module_select">
33211 <Name>BLUETOOTH module select</Name>
33212 <Value>0x00</Value>
33213 </Param>
33214
33215 </Param>
33216 <Param cond="debug_module_label == 0x08">
33217 <Param type="u" size="1" valtype="pcmi_module_select">
33218 <Name>PCMI module select</Name>
33219 <Value>0x00</Value>
33220 </Param>
33221
33222 </Param>
33223 <Param cond="debug_module_label == 0x09">
33224 <Param type="u" size="1" valtype="soc_gcm_module_select">
33225 <Name>SOC GCM module select</Name>
33226 <Value>0x00</Value>
33227 </Param>
33228
33229 </Param>
33230 <Param cond="debug_module_label == 0x0A">
33231 <Param type="u" size="1" valtype="aes_module_select">
33232 <Name>AES module select</Name>
33233 <Value>0x00</Value>
33234 </Param>
33235
33236 </Param>
33237 <Param cond="debug_module_label == 0x0B">
33238 <Param type="u" size="1" valtype="ble_phyif_module_select">
33239 <Name>BLE_PHYIF module select</Name>
33240 <Value>0x00</Value>
33241 </Param>
33242
33243 </Param>
33244 <Param cond="debug_module_label == 0x0C">
33245 <Param type="u" size="1" valtype="dma_module_select">
33246 <Name>BLE DMA module select</Name>
33247 <Value>0x00</Value>
33248 </Param>
33249
33250 </Param>
33251
33252 <Param cond="debug_module_label == 0x0D">
33253 <Param type="u" size="1" valtype="dma_module_select">
33254 <Name>AVPR DMA module select</Name>
33255 <Value>0x00</Value>
33256 </Param>
33257
33258 </Param>
33259
33260 <Param cond="debug_module_label == 0x0E">
33261 <Param type="u" size="1" valtype="avpr_module_select">
33262 <Name>AVPR Processor module select</Name>
33263 <Value>0x00</Value>
33264 </Param>
33265
33266 </Param>
33267
33268 <Param cond="debug_module_label == 0x0F">
33269 <Param type="u" size="1" valtype="dma_module_select">
33270 <Name>NFC DMA module select</Name>
33271 <Value>0x00</Value>
33272 </Param>
33273
33274 </Param>
33275
33276 <Param cond="debug_module_label == 0x10">
33277 <Param type="u" size="1" valtype="aod_gcm_module_select">
33278 <Name>AOD GCM module select</Name>
33279 <Value>0x00</Value>
33280 </Param>
33281
33282 </Param>
33283
33284 </Param>
33285 </Param>
33286
33287 <Param cond="physical_io_label == 12">
33288 <Param type="u" size="4" valtype="bt_host_wakeup_select" label="bt_host_wakeup_label">
33289 <Name>bt host wakeup select</Name>
33290 <Default>0x01000008</Default>
33291 </Param>
33292
33293 <Param cond="(bt_host_wakeup_label &amp; 0x0F000000) == 0x01000000">
33294 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
33295 <Name>Debug_module_select</Name>
33296 <Default>0x07</Default>
33297 <Desc>Select the BT:Debug Module</Desc>
33298 </Param>
33299
33300 <Param cond="debug_module_label == 0x01">
33301 <Param type="u" size="1" valtype="mcu_module_select">
33302 <Name>MCU module select</Name>
33303 <Value>0x00</Value>
33304 </Param>
33305
33306 </Param>
33307 <Param cond="debug_module_label == 0x02">
33308 <Param type="u" size="1" valtype="sdio_module_select">
33309 <Name>SDIO module select</Name>
33310 <Value>0x00</Value>
33311 </Param>
33312
33313 </Param>
33314 <Param cond="debug_module_label == 0x03">
33315 <Param type="u" size="1" valtype="dma_module_select">
33316 <Name>HCI DMA module select</Name>
33317 <Value>0x00</Value>
33318 </Param>
33319
33320 </Param>
33321 <Param cond="debug_module_label == 0x04">
33322 <Param type="u" size="1" valtype="ocp_ic_module_select">
33323 <Name>OCP IC module select</Name>
33324 <Value>0x00</Value>
33325 </Param>
33326
33327 </Param>
33328 <Param cond="debug_module_label == 0x05">
33329 <Param type="u" size="1" valtype="uart_module_select">
33330 <Name>UART module select</Name>
33331 <Value>0x00</Value>
33332 </Param>
33333
33334 </Param>
33335 <Param cond="debug_module_label == 0x07">
33336 <Param type="u" size="1" valtype="bluetooth_module_select">
33337 <Name>BLUETOOTH module select</Name>
33338 <Value>0x00</Value>
33339 </Param>
33340
33341 </Param>
33342 <Param cond="debug_module_label == 0x08">
33343 <Param type="u" size="1" valtype="pcmi_module_select">
33344 <Name>PCMI module select</Name>
33345 <Value>0x00</Value>
33346 </Param>
33347
33348 </Param>
33349 <Param cond="debug_module_label == 0x09">
33350 <Param type="u" size="1" valtype="soc_gcm_module_select">
33351 <Name>SOC GCM module select</Name>
33352 <Value>0x00</Value>
33353 </Param>
33354
33355 </Param>
33356 <Param cond="debug_module_label == 0x0A">
33357 <Param type="u" size="1" valtype="aes_module_select">
33358 <Name>AES module select</Name>
33359 <Value>0x00</Value>
33360 </Param>
33361
33362 </Param>
33363 <Param cond="debug_module_label == 0x0B">
33364 <Param type="u" size="1" valtype="ble_phyif_module_select">
33365 <Name>BLE_PHYIF module select</Name>
33366 <Value>0x00</Value>
33367 </Param>
33368
33369 </Param>
33370 <Param cond="debug_module_label == 0x0C">
33371 <Param type="u" size="1" valtype="dma_module_select">
33372 <Name>BLE DMA module select</Name>
33373 <Value>0x00</Value>
33374 </Param>
33375
33376 </Param>
33377
33378 <Param cond="debug_module_label == 0x0D">
33379 <Param type="u" size="1" valtype="dma_module_select">
33380 <Name>AVPR DMA module select</Name>
33381 <Value>0x00</Value>
33382 </Param>
33383
33384 </Param>
33385
33386 <Param cond="debug_module_label == 0x0E">
33387 <Param type="u" size="1" valtype="avpr_module_select">
33388 <Name>AVPR Processor module select</Name>
33389 <Value>0x00</Value>
33390 </Param>
33391
33392 </Param>
33393
33394 <Param cond="debug_module_label == 0x0F">
33395 <Param type="u" size="1" valtype="dma_module_select">
33396 <Name>NFC DMA module select</Name>
33397 <Value>0x00</Value>
33398 </Param>
33399
33400 </Param>
33401
33402 <Param cond="debug_module_label == 0x10">
33403 <Param type="u" size="1" valtype="aod_gcm_module_select">
33404 <Name>AOD GCM module select</Name>
33405 <Value>0x00</Value>
33406 </Param>
33407
33408 </Param>
33409 </Param>
33410 </Param>
33411
33412 <Param cond="physical_io_label == 13">
33413 <Param type="u" size="4" valtype="bt_wakeup_select" label="bt_wakeup_label">
33414 <Name>bt wakeup select</Name>
33415 <Default>0x2020A000</Default>
33416 </Param>
33417 <Param cond="(bt_wakeup_label &amp; 0x0F000000) == 0x01000000">
33418 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
33419 <Name>Debug_module_select</Name>
33420 <Default>0x07</Default>
33421 <Desc>Select the BT:Debug Module</Desc>
33422 </Param>
33423
33424 <Param cond="debug_module_label == 0x01">
33425 <Param type="u" size="1" valtype="mcu_module_select">
33426 <Name>MCU module select</Name>
33427 <Value>0x00</Value>
33428 </Param>
33429
33430 </Param>
33431 <Param cond="debug_module_label == 0x02">
33432 <Param type="u" size="1" valtype="sdio_module_select">
33433 <Name>SDIO module select</Name>
33434 <Value>0x00</Value>
33435 </Param>
33436
33437 </Param>
33438 <Param cond="debug_module_label == 0x03">
33439 <Param type="u" size="1" valtype="dma_module_select">
33440 <Name>HCI DMA module select</Name>
33441 <Value>0x00</Value>
33442 </Param>
33443
33444 </Param>
33445 <Param cond="debug_module_label == 0x04">
33446 <Param type="u" size="1" valtype="ocp_ic_module_select">
33447 <Name>OCP IC module select</Name>
33448 <Value>0x00</Value>
33449 </Param>
33450
33451 </Param>
33452 <Param cond="debug_module_label == 0x05">
33453 <Param type="u" size="1" valtype="uart_module_select">
33454 <Name>UART module select</Name>
33455 <Value>0x00</Value>
33456 </Param>
33457
33458 </Param>
33459 <Param cond="debug_module_label == 0x07">
33460 <Param type="u" size="1" valtype="bluetooth_module_select">
33461 <Name>BLUETOOTH module select</Name>
33462 <Value>0x00</Value>
33463 </Param>
33464
33465 </Param>
33466 <Param cond="debug_module_label == 0x08">
33467 <Param type="u" size="1" valtype="pcmi_module_select">
33468 <Name>PCMI module select</Name>
33469 <Value>0x00</Value>
33470 </Param>
33471
33472 </Param>
33473 <Param cond="debug_module_label == 0x09">
33474 <Param type="u" size="1" valtype="soc_gcm_module_select">
33475 <Name>SOC GCM module select</Name>
33476 <Value>0x00</Value>
33477 </Param>
33478
33479 </Param>
33480 <Param cond="debug_module_label == 0x0A">
33481 <Param type="u" size="1" valtype="aes_module_select">
33482 <Name>AES module select</Name>
33483 <Value>0x00</Value>
33484 </Param>
33485
33486 </Param>
33487 <Param cond="debug_module_label == 0x0B">
33488 <Param type="u" size="1" valtype="ble_phyif_module_select">
33489 <Name>BLE_PHYIF module select</Name>
33490 <Value>0x00</Value>
33491 </Param>
33492
33493 </Param>
33494 <Param cond="debug_module_label == 0x0C">
33495 <Param type="u" size="1" valtype="dma_module_select">
33496 <Name>BLE DMA module select</Name>
33497 <Value>0x00</Value>
33498 </Param>
33499
33500 </Param>
33501
33502 <Param cond="debug_module_label == 0x0D">
33503 <Param type="u" size="1" valtype="dma_module_select">
33504 <Name>AVPR DMA module select</Name>
33505 <Value>0x00</Value>
33506 </Param>
33507
33508 </Param>
33509
33510 <Param cond="debug_module_label == 0x0E">
33511 <Param type="u" size="1" valtype="avpr_module_select">
33512 <Name>AVPR Processor module select</Name>
33513 <Value>0x00</Value>
33514 </Param>
33515
33516 </Param>
33517
33518 <Param cond="debug_module_label == 0x0F">
33519 <Param type="u" size="1" valtype="dma_module_select">
33520 <Name>NFC DMA module select</Name>
33521 <Value>0x00</Value>
33522 </Param>
33523
33524 </Param>
33525
33526 <Param cond="debug_module_label == 0x10">
33527 <Param type="u" size="1" valtype="aod_gcm_module_select">
33528 <Name>AOD GCM module select</Name>
33529 <Value>0x00</Value>
33530 </Param>
33531
33532 </Param>
33533
33534 </Param>
33535
33536 </Param>
33537
33538 <Param cond="physical_io_label == 14">
33539 <Param type="u" size="4" valtype="debug_uart_tx_select" label="debug_uart_tx_label">
33540 <Name>debug uart tx select (bt_func 3)</Name>
33541 <Default>0x3000B000</Default>
33542 </Param>
33543 <Param cond="(debug_uart_tx_label &amp; 0x0F000000) == 0x01000000">
33544 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
33545 <Name>Debug_module_select</Name>
33546 <Default>0x07</Default>
33547 <Desc>Select the BT:Debug Module</Desc>
33548 </Param>
33549
33550 <Param cond="debug_module_label == 0x01">
33551 <Param type="u" size="1" valtype="mcu_module_select">
33552 <Name>MCU module select</Name>
33553 <Value>0x00</Value>
33554 </Param>
33555
33556 </Param>
33557 <Param cond="debug_module_label == 0x02">
33558 <Param type="u" size="1" valtype="sdio_module_select">
33559 <Name>SDIO module select</Name>
33560 <Value>0x00</Value>
33561 </Param>
33562
33563 </Param>
33564 <Param cond="debug_module_label == 0x03">
33565 <Param type="u" size="1" valtype="dma_module_select">
33566 <Name>HCI DMA module select</Name>
33567 <Value>0x00</Value>
33568 </Param>
33569
33570 </Param>
33571 <Param cond="debug_module_label == 0x04">
33572 <Param type="u" size="1" valtype="ocp_ic_module_select">
33573 <Name>OCP IC module select</Name>
33574 <Value>0x00</Value>
33575 </Param>
33576
33577 </Param>
33578 <Param cond="debug_module_label == 0x05">
33579 <Param type="u" size="1" valtype="uart_module_select">
33580 <Name>UART module select</Name>
33581 <Value>0x00</Value>
33582 </Param>
33583
33584 </Param>
33585 <Param cond="debug_module_label == 0x07">
33586 <Param type="u" size="1" valtype="bluetooth_module_select">
33587 <Name>BLUETOOTH module select</Name>
33588 <Value>0x00</Value>
33589 </Param>
33590
33591 </Param>
33592 <Param cond="debug_module_label == 0x08">
33593 <Param type="u" size="1" valtype="pcmi_module_select">
33594 <Name>PCMI module select</Name>
33595 <Value>0x00</Value>
33596 </Param>
33597
33598 </Param>
33599 <Param cond="debug_module_label == 0x09">
33600 <Param type="u" size="1" valtype="soc_gcm_module_select">
33601 <Name>SOC GCM module select</Name>
33602 <Value>0x00</Value>
33603 </Param>
33604
33605 </Param>
33606 <Param cond="debug_module_label == 0x0A">
33607 <Param type="u" size="1" valtype="aes_module_select">
33608 <Name>AES module select</Name>
33609 <Value>0x00</Value>
33610 </Param>
33611
33612 </Param>
33613 <Param cond="debug_module_label == 0x0B">
33614 <Param type="u" size="1" valtype="ble_phyif_module_select">
33615 <Name>BLE_PHYIF module select</Name>
33616 <Value>0x00</Value>
33617 </Param>
33618
33619 </Param>
33620 <Param cond="debug_module_label == 0x0C">
33621 <Param type="u" size="1" valtype="dma_module_select">
33622 <Name>BLE DMA module select</Name>
33623 <Value>0x00</Value>
33624 </Param>
33625
33626 </Param>
33627
33628 <Param cond="debug_module_label == 0x0D">
33629 <Param type="u" size="1" valtype="dma_module_select">
33630 <Name>AVPR DMA module select</Name>
33631 <Value>0x00</Value>
33632 </Param>
33633
33634 </Param>
33635
33636 <Param cond="debug_module_label == 0x0E">
33637 <Param type="u" size="1" valtype="avpr_module_select">
33638 <Name>AVPR Processor module select</Name>
33639 <Value>0x00</Value>
33640 </Param>
33641
33642 </Param>
33643
33644 <Param cond="debug_module_label == 0x0F">
33645 <Param type="u" size="1" valtype="dma_module_select">
33646 <Name>NFC DMA module select</Name>
33647 <Value>0x00</Value>
33648 </Param>
33649
33650 </Param>
33651
33652 <Param cond="debug_module_label == 0x10">
33653 <Param type="u" size="1" valtype="aod_gcm_module_select">
33654 <Name>AOD GCM module select</Name>
33655 <Value>0x00</Value>
33656 </Param>
33657
33658 </Param>
33659
33660 </Param>
33661
33662 </Param>
33663
33664 <Param cond="physical_io_label == 15">
33665 <Param type="u" size="4" valtype="btfunc4_select" label="btfunc4_label">
33666 <Name>BTFUNC4 Select</Name>
33667 <Default>0x4000C000</Default>
33668 </Param>
33669
33670 <Param cond="(btfunc4_label &amp; 0x0F000000) == 0x01000000">
33671 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
33672 <Name>Debug_module_select</Name>
33673 <Default>0x07</Default>
33674 <Desc>Select the BT:Debug Module</Desc>
33675 </Param>
33676
33677 <Param cond="debug_module_label == 0x01">
33678 <Param type="u" size="1" valtype="mcu_module_select">
33679 <Name>MCU module select</Name>
33680 <Value>0x00</Value>
33681 </Param>
33682
33683 </Param>
33684 <Param cond="debug_module_label == 0x02">
33685 <Param type="u" size="1" valtype="sdio_module_select">
33686 <Name>SDIO module select</Name>
33687 <Value>0x00</Value>
33688 </Param>
33689
33690 </Param>
33691 <Param cond="debug_module_label == 0x03">
33692 <Param type="u" size="1" valtype="dma_module_select">
33693 <Name>HCI DMA module select</Name>
33694 <Value>0x00</Value>
33695 </Param>
33696
33697 </Param>
33698 <Param cond="debug_module_label == 0x04">
33699 <Param type="u" size="1" valtype="ocp_ic_module_select">
33700 <Name>OCP IC module select</Name>
33701 <Value>0x00</Value>
33702 </Param>
33703
33704 </Param>
33705 <Param cond="debug_module_label == 0x05">
33706 <Param type="u" size="1" valtype="uart_module_select">
33707 <Name>UART module select</Name>
33708 <Value>0x00</Value>
33709 </Param>
33710
33711 </Param>
33712 <Param cond="debug_module_label == 0x07">
33713 <Param type="u" size="1" valtype="bluetooth_module_select">
33714 <Name>BLUETOOTH module select</Name>
33715 <Value>0x00</Value>
33716 </Param>
33717
33718 </Param>
33719 <Param cond="debug_module_label == 0x08">
33720 <Param type="u" size="1" valtype="pcmi_module_select">
33721 <Name>PCMI module select</Name>
33722 <Value>0x00</Value>
33723 </Param>
33724
33725 </Param>
33726 <Param cond="debug_module_label == 0x09">
33727 <Param type="u" size="1" valtype="soc_gcm_module_select">
33728 <Name>SOC GCM module select</Name>
33729 <Value>0x00</Value>
33730 </Param>
33731
33732 </Param>
33733 <Param cond="debug_module_label == 0x0A">
33734 <Param type="u" size="1" valtype="aes_module_select">
33735 <Name>AES module select</Name>
33736 <Value>0x00</Value>
33737 </Param>
33738
33739 </Param>
33740 <Param cond="debug_module_label == 0x0B">
33741 <Param type="u" size="1" valtype="ble_phyif_module_select">
33742 <Name>BLE_PHYIF module select</Name>
33743 <Value>0x00</Value>
33744 </Param>
33745
33746 </Param>
33747 <Param cond="debug_module_label == 0x0C">
33748 <Param type="u" size="1" valtype="dma_module_select">
33749 <Name>BLE DMA module select</Name>
33750 <Value>0x00</Value>
33751 </Param>
33752
33753 </Param>
33754
33755 <Param cond="debug_module_label == 0x0D">
33756 <Param type="u" size="1" valtype="dma_module_select">
33757 <Name>AVPR DMA module select</Name>
33758 <Value>0x00</Value>
33759 </Param>
33760
33761 </Param>
33762
33763 <Param cond="debug_module_label == 0x0E">
33764 <Param type="u" size="1" valtype="avpr_module_select">
33765 <Name>AVPR Processor module select</Name>
33766 <Value>0x00</Value>
33767 </Param>
33768
33769 </Param>
33770
33771 <Param cond="debug_module_label == 0x0F">
33772 <Param type="u" size="1" valtype="dma_module_select">
33773 <Name>NFC DMA module select</Name>
33774 <Value>0x00</Value>
33775 </Param>
33776
33777 </Param>
33778
33779 <Param cond="debug_module_label == 0x10">
33780 <Param type="u" size="1" valtype="aod_gcm_module_select">
33781 <Name>AOD GCM module select</Name>
33782 <Value>0x00</Value>
33783 </Param>
33784
33785 </Param>
33786
33787 </Param>
33788
33789 </Param>
33790
33791 <Param cond="physical_io_label == 16">
33792 <Param type="u" size="4" valtype="btfunc5_select" label="btfunc5_label">
33793 <Name>btfunc5 select</Name>
33794 <Default>0x5000D000</Default>
33795 </Param>
33796 <Param cond="(btfunc5_label &amp; 0x0F000000) == 0x01000000">
33797 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
33798 <Name>Debug_module_select</Name>
33799 <Default>0x07</Default>
33800 <Desc>Select the BT:Debug Module</Desc>
33801 </Param>
33802
33803 <Param cond="debug_module_label == 0x01">
33804 <Param type="u" size="1" valtype="mcu_module_select">
33805 <Name>MCU module select</Name>
33806 <Value>0x00</Value>
33807 </Param>
33808
33809 </Param>
33810 <Param cond="debug_module_label == 0x02">
33811 <Param type="u" size="1" valtype="sdio_module_select">
33812 <Name>SDIO module select</Name>
33813 <Value>0x00</Value>
33814 </Param>
33815
33816 </Param>
33817 <Param cond="debug_module_label == 0x03">
33818 <Param type="u" size="1" valtype="dma_module_select">
33819 <Name>HCI DMA module select</Name>
33820 <Value>0x00</Value>
33821 </Param>
33822
33823 </Param>
33824 <Param cond="debug_module_label == 0x04">
33825 <Param type="u" size="1" valtype="ocp_ic_module_select">
33826 <Name>OCP IC module select</Name>
33827 <Value>0x00</Value>
33828 </Param>
33829
33830 </Param>
33831 <Param cond="debug_module_label == 0x05">
33832 <Param type="u" size="1" valtype="uart_module_select">
33833 <Name>UART module select</Name>
33834 <Value>0x00</Value>
33835 </Param>
33836
33837 </Param>
33838 <Param cond="debug_module_label == 0x07">
33839 <Param type="u" size="1" valtype="bluetooth_module_select">
33840 <Name>BLUETOOTH module select</Name>
33841 <Value>0x00</Value>
33842 </Param>
33843
33844 </Param>
33845 <Param cond="debug_module_label == 0x08">
33846 <Param type="u" size="1" valtype="pcmi_module_select">
33847 <Name>PCMI module select</Name>
33848 <Value>0x00</Value>
33849 </Param>
33850
33851 </Param>
33852 <Param cond="debug_module_label == 0x09">
33853 <Param type="u" size="1" valtype="soc_gcm_module_select">
33854 <Name>SOC GCM module select</Name>
33855 <Value>0x00</Value>
33856 </Param>
33857
33858 </Param>
33859 <Param cond="debug_module_label == 0x0A">
33860 <Param type="u" size="1" valtype="aes_module_select">
33861 <Name>AES module select</Name>
33862 <Value>0x00</Value>
33863 </Param>
33864
33865 </Param>
33866 <Param cond="debug_module_label == 0x0B">
33867 <Param type="u" size="1" valtype="ble_phyif_module_select">
33868 <Name>BLE_PHYIF module select</Name>
33869 <Value>0x00</Value>
33870 </Param>
33871
33872 </Param>
33873 <Param cond="debug_module_label == 0x0C">
33874 <Param type="u" size="1" valtype="dma_module_select">
33875 <Name>BLE DMA module select</Name>
33876 <Value>0x00</Value>
33877 </Param>
33878
33879 </Param>
33880
33881 <Param cond="debug_module_label == 0x0D">
33882 <Param type="u" size="1" valtype="dma_module_select">
33883 <Name>AVPR DMA module select</Name>
33884 <Value>0x00</Value>
33885 </Param>
33886
33887 </Param>
33888
33889 <Param cond="debug_module_label == 0x0E">
33890 <Param type="u" size="1" valtype="avpr_module_select">
33891 <Name>AVPR Processor module select</Name>
33892 <Value>0x00</Value>
33893 </Param>
33894
33895 </Param>
33896
33897 <Param cond="debug_module_label == 0x0F">
33898 <Param type="u" size="1" valtype="dma_module_select">
33899 <Name>NFC DMA module select</Name>
33900 <Value>0x00</Value>
33901 </Param>
33902
33903 </Param>
33904
33905 <Param cond="debug_module_label == 0x10">
33906 <Param type="u" size="1" valtype="aod_gcm_module_select">
33907 <Name>AOD GCM module select</Name>
33908 <Value>0x00</Value>
33909 </Param>
33910
33911 </Param>
33912 </Param>
33913
33914 </Param>
33915
33916 <Param cond="physical_io_label == 17">
33917 <Param type="u" size="4" valtype="btfunc6_select" label="btfunc6_label">
33918 <Name>btfunc6 select</Name>
33919 <Default>0x6000E000</Default>
33920 </Param>
33921 <Param cond="(btfunc6_label &amp; 0x0F000000) == 0x01000000">
33922 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
33923 <Name>Debug_module_select</Name>
33924 <Default>0x07</Default>
33925 <Desc>Select the BT:Debug Module</Desc>
33926 </Param>
33927 <Param cond="debug_module_label == 0x01">
33928 <Param type="u" size="1" valtype="mcu_module_select">
33929 <Name>MCU module select</Name>
33930 <Value>0x00</Value>
33931 </Param>
33932
33933 </Param>
33934 <Param cond="debug_module_label == 0x02">
33935 <Param type="u" size="1" valtype="sdio_module_select">
33936 <Name>SDIO module select</Name>
33937 <Value>0x00</Value>
33938 </Param>
33939
33940 </Param>
33941 <Param cond="debug_module_label == 0x03">
33942 <Param type="u" size="1" valtype="dma_module_select">
33943 <Name>HCI DMA module select</Name>
33944 <Value>0x00</Value>
33945 </Param>
33946
33947 </Param>
33948 <Param cond="debug_module_label == 0x04">
33949 <Param type="u" size="1" valtype="ocp_ic_module_select">
33950 <Name>OCP IC module select</Name>
33951 <Value>0x00</Value>
33952 </Param>
33953
33954 </Param>
33955 <Param cond="debug_module_label == 0x05">
33956 <Param type="u" size="1" valtype="uart_module_select">
33957 <Name>UART module select</Name>
33958 <Value>0x00</Value>
33959 </Param>
33960
33961 </Param>
33962 <Param cond="debug_module_label == 0x07">
33963 <Param type="u" size="1" valtype="bluetooth_module_select">
33964 <Name>BLUETOOTH module select</Name>
33965 <Value>0x00</Value>
33966 </Param>
33967
33968 </Param>
33969 <Param cond="debug_module_label == 0x08">
33970 <Param type="u" size="1" valtype="pcmi_module_select">
33971 <Name>PCMI module select</Name>
33972 <Value>0x00</Value>
33973 </Param>
33974
33975 </Param>
33976 <Param cond="debug_module_label == 0x09">
33977 <Param type="u" size="1" valtype="soc_gcm_module_select">
33978 <Name>SOC GCM module select</Name>
33979 <Value>0x00</Value>
33980 </Param>
33981
33982 </Param>
33983 <Param cond="debug_module_label == 0x0A">
33984 <Param type="u" size="1" valtype="aes_module_select">
33985 <Name>AES module select</Name>
33986 <Value>0x00</Value>
33987 </Param>
33988
33989 </Param>
33990 <Param cond="debug_module_label == 0x0B">
33991 <Param type="u" size="1" valtype="ble_phyif_module_select">
33992 <Name>BLE_PHYIF module select</Name>
33993 <Value>0x00</Value>
33994 </Param>
33995
33996 </Param>
33997 <Param cond="debug_module_label == 0x0C">
33998 <Param type="u" size="1" valtype="dma_module_select">
33999 <Name>BLE DMA module select</Name>
34000 <Value>0x00</Value>
34001 </Param>
34002
34003 </Param>
34004
34005 <Param cond="debug_module_label == 0x0D">
34006 <Param type="u" size="1" valtype="dma_module_select">
34007 <Name>AVPR DMA module select</Name>
34008 <Value>0x00</Value>
34009 </Param>
34010
34011 </Param>
34012
34013 <Param cond="debug_module_label == 0x0E">
34014 <Param type="u" size="1" valtype="avpr_module_select">
34015 <Name>AVPR Processor module select</Name>
34016 <Value>0x00</Value>
34017 </Param>
34018
34019 </Param>
34020
34021 <Param cond="debug_module_label == 0x0F">
34022 <Param type="u" size="1" valtype="dma_module_select">
34023 <Name>NFC DMA module select</Name>
34024 <Value>0x00</Value>
34025 </Param>
34026
34027 </Param>
34028
34029 <Param cond="debug_module_label == 0x10">
34030 <Param type="u" size="1" valtype="aod_gcm_module_select">
34031 <Name>AOD GCM module select</Name>
34032 <Value>0x00</Value>
34033 </Param>
34034
34035 </Param>
34036
34037 </Param>
34038
34039 </Param>
34040
34041 <Param cond="physical_io_label == 18">
34042 <Param type="u" size="4" valtype="btfunc7_select" label="btfunc7_label">
34043 <Name>btfunc7 select</Name>
34044 <Default>0x7000F000</Default>
34045 </Param>
34046 <Param cond="(btfunc7_label &amp; 0x0F000000) == 0x01000000">
34047 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
34048 <Name>Debug_module_select</Name>
34049 <Default>0x07</Default>
34050 <Desc>Select the BT:Debug Module</Desc>
34051 </Param>
34052
34053 <Param cond="debug_module_label == 0x01">
34054 <Param type="u" size="1" valtype="mcu_module_select">
34055 <Name>MCU module select</Name>
34056 <Value>0x00</Value>
34057 </Param>
34058
34059 </Param>
34060 <Param cond="debug_module_label == 0x02">
34061 <Param type="u" size="1" valtype="sdio_module_select">
34062 <Name>SDIO module select</Name>
34063 <Value>0x00</Value>
34064 </Param>
34065
34066 </Param>
34067 <Param cond="debug_module_label == 0x03">
34068 <Param type="u" size="1" valtype="dma_module_select">
34069 <Name>HCI DMA module select</Name>
34070 <Value>0x00</Value>
34071 </Param>
34072
34073 </Param>
34074 <Param cond="debug_module_label == 0x04">
34075 <Param type="u" size="1" valtype="ocp_ic_module_select">
34076 <Name>OCP IC module select</Name>
34077 <Value>0x00</Value>
34078 </Param>
34079
34080 </Param>
34081 <Param cond="debug_module_label == 0x05">
34082 <Param type="u" size="1" valtype="uart_module_select">
34083 <Name>UART module select</Name>
34084 <Value>0x00</Value>
34085 </Param>
34086
34087 </Param>
34088 <Param cond="debug_module_label == 0x07">
34089 <Param type="u" size="1" valtype="bluetooth_module_select">
34090 <Name>BLUETOOTH module select</Name>
34091 <Value>0x00</Value>
34092 </Param>
34093
34094 </Param>
34095 <Param cond="debug_module_label == 0x08">
34096 <Param type="u" size="1" valtype="pcmi_module_select">
34097 <Name>PCMI module select</Name>
34098 <Value>0x00</Value>
34099 </Param>
34100
34101 </Param>
34102 <Param cond="debug_module_label == 0x09">
34103 <Param type="u" size="1" valtype="soc_gcm_module_select">
34104 <Name>SOC GCM module select</Name>
34105 <Value>0x00</Value>
34106 </Param>
34107
34108 </Param>
34109 <Param cond="debug_module_label == 0x0A">
34110 <Param type="u" size="1" valtype="aes_module_select">
34111 <Name>AES module select</Name>
34112 <Value>0x00</Value>
34113 </Param>
34114
34115 </Param>
34116 <Param cond="debug_module_label == 0x0B">
34117 <Param type="u" size="1" valtype="ble_phyif_module_select">
34118 <Name>BLE_PHYIF module select</Name>
34119 <Value>0x00</Value>
34120 </Param>
34121
34122 </Param>
34123 <Param cond="debug_module_label == 0x0C">
34124 <Param type="u" size="1" valtype="dma_module_select">
34125 <Name>BLE DMA module select</Name>
34126 <Value>0x00</Value>
34127 </Param>
34128
34129 </Param>
34130
34131 <Param cond="debug_module_label == 0x0D">
34132 <Param type="u" size="1" valtype="dma_module_select">
34133 <Name>AVPR DMA module select</Name>
34134 <Value>0x00</Value>
34135 </Param>
34136
34137 </Param>
34138
34139 <Param cond="debug_module_label == 0x0E">
34140 <Param type="u" size="1" valtype="avpr_module_select">
34141 <Name>AVPR Processor module select</Name>
34142 <Value>0x00</Value>
34143 </Param>
34144
34145 </Param>
34146
34147 <Param cond="debug_module_label == 0x0F">
34148 <Param type="u" size="1" valtype="dma_module_select">
34149 <Name>NFC DMA module select</Name>
34150 <Value>0x00</Value>
34151 </Param>
34152
34153 </Param>
34154
34155 <Param cond="debug_module_label == 0x10">
34156 <Param type="u" size="1" valtype="aod_gcm_module_select">
34157 <Name>AOD GCM module select</Name>
34158 <Value>0x00</Value>
34159 </Param>
34160
34161 </Param>
34162 </Param>
34163
34164 </Param>
34165
34166 <Param cond="physical_io_label == 19">
34167 <Param type="u" size="4" valtype="aud_clk_select" label="aud_clk_label">
34168 <Name>aud clk select</Name>
34169 <Default>0x01A00008</Default>
34170 </Param>
34171 <Param cond="(aud_clk_label &amp; 0x0F000000) == 0x01000000">
34172 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
34173 <Name>Debug_module_select</Name>
34174 <Default>0x07</Default>
34175 <Desc>Select the BT:Debug Module</Desc>
34176 </Param>
34177
34178 <Param cond="debug_module_label == 0x01">
34179 <Param type="u" size="1" valtype="mcu_module_select">
34180 <Name>MCU module select</Name>
34181 <Value>0x00</Value>
34182 </Param>
34183
34184 </Param>
34185 <Param cond="debug_module_label == 0x02">
34186 <Param type="u" size="1" valtype="sdio_module_select">
34187 <Name>SDIO module select</Name>
34188 <Value>0x00</Value>
34189 </Param>
34190
34191 </Param>
34192 <Param cond="debug_module_label == 0x03">
34193 <Param type="u" size="1" valtype="dma_module_select">
34194 <Name>HCI DMA module select</Name>
34195 <Value>0x00</Value>
34196 </Param>
34197
34198 </Param>
34199 <Param cond="debug_module_label == 0x04">
34200 <Param type="u" size="1" valtype="ocp_ic_module_select">
34201 <Name>OCP IC module select</Name>
34202 <Value>0x00</Value>
34203 </Param>
34204
34205 </Param>
34206 <Param cond="debug_module_label == 0x05">
34207 <Param type="u" size="1" valtype="uart_module_select">
34208 <Name>UART module select</Name>
34209 <Value>0x00</Value>
34210 </Param>
34211
34212 </Param>
34213 <Param cond="debug_module_label == 0x07">
34214 <Param type="u" size="1" valtype="bluetooth_module_select">
34215 <Name>BLUETOOTH module select</Name>
34216 <Value>0x00</Value>
34217 </Param>
34218
34219 </Param>
34220 <Param cond="debug_module_label == 0x08">
34221 <Param type="u" size="1" valtype="pcmi_module_select">
34222 <Name>PCMI module select</Name>
34223 <Value>0x00</Value>
34224 </Param>
34225
34226 </Param>
34227 <Param cond="debug_module_label == 0x09">
34228 <Param type="u" size="1" valtype="soc_gcm_module_select">
34229 <Name>SOC GCM module select</Name>
34230 <Value>0x00</Value>
34231 </Param>
34232
34233 </Param>
34234 <Param cond="debug_module_label == 0x0A">
34235 <Param type="u" size="1" valtype="aes_module_select">
34236 <Name>AES module select</Name>
34237 <Value>0x00</Value>
34238 </Param>
34239
34240 </Param>
34241 <Param cond="debug_module_label == 0x0B">
34242 <Param type="u" size="1" valtype="ble_phyif_module_select">
34243 <Name>BLE_PHYIF module select</Name>
34244 <Value>0x00</Value>
34245 </Param>
34246
34247 </Param>
34248 <Param cond="debug_module_label == 0x0C">
34249 <Param type="u" size="1" valtype="dma_module_select">
34250 <Name>BLE DMA module select</Name>
34251 <Value>0x00</Value>
34252 </Param>
34253
34254 </Param>
34255
34256 <Param cond="debug_module_label == 0x0D">
34257 <Param type="u" size="1" valtype="dma_module_select">
34258 <Name>AVPR DMA module select</Name>
34259 <Value>0x00</Value>
34260 </Param>
34261
34262 </Param>
34263
34264 <Param cond="debug_module_label == 0x0E">
34265 <Param type="u" size="1" valtype="avpr_module_select">
34266 <Name>AVPR Processor module select</Name>
34267 <Value>0x00</Value>
34268 </Param>
34269
34270 </Param>
34271
34272 <Param cond="debug_module_label == 0x0F">
34273 <Param type="u" size="1" valtype="dma_module_select">
34274 <Name>NFC DMA module select</Name>
34275 <Value>0x00</Value>
34276 </Param>
34277
34278 </Param>
34279
34280 <Param cond="debug_module_label == 0x10">
34281 <Param type="u" size="1" valtype="aod_gcm_module_select">
34282 <Name>AOD GCM module select</Name>
34283 <Value>0x00</Value>
34284 </Param>
34285
34286 </Param>
34287 </Param>
34288
34289 </Param>
34290
34291 <Param cond="physical_io_label == 20">
34292 <Param type="u" size="4" valtype="aud_fsync_select" label="aud_fsync_label">
34293 <Name>aud fsync select</Name>
34294 <Default>0x01B00008</Default>
34295 </Param>
34296 <Param cond="(aud_fsync_label &amp; 0x0F000000) == 0x01000000">
34297 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
34298 <Name>Debug_module_select</Name>
34299 <Default>0x07</Default>
34300 <Desc>Select the BT:Debug Module</Desc>
34301 </Param>
34302
34303 <Param cond="debug_module_label == 0x01">
34304 <Param type="u" size="1" valtype="mcu_module_select">
34305 <Name>MCU module select</Name>
34306 <Value>0x00</Value>
34307 </Param>
34308
34309 </Param>
34310 <Param cond="debug_module_label == 0x02">
34311 <Param type="u" size="1" valtype="sdio_module_select">
34312 <Name>SDIO module select</Name>
34313 <Value>0x00</Value>
34314 </Param>
34315
34316 </Param>
34317 <Param cond="debug_module_label == 0x03">
34318 <Param type="u" size="1" valtype="dma_module_select">
34319 <Name>HCI DMA module select</Name>
34320 <Value>0x00</Value>
34321 </Param>
34322
34323 </Param>
34324 <Param cond="debug_module_label == 0x04">
34325 <Param type="u" size="1" valtype="ocp_ic_module_select">
34326 <Name>OCP IC module select</Name>
34327 <Value>0x00</Value>
34328 </Param>
34329
34330 </Param>
34331 <Param cond="debug_module_label == 0x05">
34332 <Param type="u" size="1" valtype="uart_module_select">
34333 <Name>UART module select</Name>
34334 <Value>0x00</Value>
34335 </Param>
34336
34337 </Param>
34338 <Param cond="debug_module_label == 0x07">
34339 <Param type="u" size="1" valtype="bluetooth_module_select">
34340 <Name>BLUETOOTH module select</Name>
34341 <Value>0x00</Value>
34342 </Param>
34343
34344 </Param>
34345 <Param cond="debug_module_label == 0x08">
34346 <Param type="u" size="1" valtype="pcmi_module_select">
34347 <Name>PCMI module select</Name>
34348 <Value>0x00</Value>
34349 </Param>
34350
34351 </Param>
34352 <Param cond="debug_module_label == 0x09">
34353 <Param type="u" size="1" valtype="soc_gcm_module_select">
34354 <Name>SOC GCM module select</Name>
34355 <Value>0x00</Value>
34356 </Param>
34357
34358 </Param>
34359 <Param cond="debug_module_label == 0x0A">
34360 <Param type="u" size="1" valtype="aes_module_select">
34361 <Name>AES module select</Name>
34362 <Value>0x00</Value>
34363 </Param>
34364
34365 </Param>
34366 <Param cond="debug_module_label == 0x0B">
34367 <Param type="u" size="1" valtype="ble_phyif_module_select">
34368 <Name>BLE_PHYIF module select</Name>
34369 <Value>0x00</Value>
34370 </Param>
34371
34372 </Param>
34373 <Param cond="debug_module_label == 0x0C">
34374 <Param type="u" size="1" valtype="dma_module_select">
34375 <Name>BLE DMA module select</Name>
34376 <Value>0x00</Value>
34377 </Param>
34378
34379 </Param>
34380
34381 <Param cond="debug_module_label == 0x0D">
34382 <Param type="u" size="1" valtype="dma_module_select">
34383 <Name>AVPR DMA module select</Name>
34384 <Value>0x00</Value>
34385 </Param>
34386
34387 </Param>
34388
34389 <Param cond="debug_module_label == 0x0E">
34390 <Param type="u" size="1" valtype="avpr_module_select">
34391 <Name>AVPR Processor module select</Name>
34392 <Value>0x00</Value>
34393 </Param>
34394
34395 </Param>
34396
34397 <Param cond="debug_module_label == 0x0F">
34398 <Param type="u" size="1" valtype="dma_module_select">
34399 <Name>NFC DMA module select</Name>
34400 <Value>0x00</Value>
34401 </Param>
34402
34403 </Param>
34404
34405 <Param cond="debug_module_label == 0x10">
34406 <Param type="u" size="1" valtype="aod_gcm_module_select">
34407 <Name>AOD GCM module select</Name>
34408 <Value>0x00</Value>
34409 </Param>
34410
34411 </Param>
34412
34413 </Param>
34414
34415 </Param>
34416
34417 <Param cond="physical_io_label == 21">
34418 <Param type="u" size="4" valtype="aud_in_select" label="aud_in_label">
34419 <Name>aud in select</Name>
34420 <Default>0x01C00008</Default>
34421 </Param>
34422 <Param cond="(aud_in_label &amp; 0x0F000000) == 0x01000000">
34423 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
34424 <Name>Debug_module_select</Name>
34425 <Default>0x07</Default>
34426 <Desc>Select the BT:Debug Module</Desc>
34427 </Param>
34428
34429 <Param cond="debug_module_label == 0x01">
34430 <Param type="u" size="1" valtype="mcu_module_select">
34431 <Name>MCU module select</Name>
34432 <Value>0x00</Value>
34433 </Param>
34434
34435 </Param>
34436 <Param cond="debug_module_label == 0x02">
34437 <Param type="u" size="1" valtype="sdio_module_select">
34438 <Name>SDIO module select</Name>
34439 <Value>0x00</Value>
34440 </Param>
34441
34442 </Param>
34443 <Param cond="debug_module_label == 0x03">
34444 <Param type="u" size="1" valtype="dma_module_select">
34445 <Name>HCI DMA module select</Name>
34446 <Value>0x00</Value>
34447 </Param>
34448
34449 </Param>
34450 <Param cond="debug_module_label == 0x04">
34451 <Param type="u" size="1" valtype="ocp_ic_module_select">
34452 <Name>OCP IC module select</Name>
34453 <Value>0x00</Value>
34454 </Param>
34455
34456 </Param>
34457 <Param cond="debug_module_label == 0x05">
34458 <Param type="u" size="1" valtype="uart_module_select">
34459 <Name>UART module select</Name>
34460 <Value>0x00</Value>
34461 </Param>
34462
34463 </Param>
34464 <Param cond="debug_module_label == 0x07">
34465 <Param type="u" size="1" valtype="bluetooth_module_select">
34466 <Name>BLUETOOTH module select</Name>
34467 <Value>0x00</Value>
34468 </Param>
34469
34470 </Param>
34471 <Param cond="debug_module_label == 0x08">
34472 <Param type="u" size="1" valtype="pcmi_module_select">
34473 <Name>PCMI module select</Name>
34474 <Value>0x00</Value>
34475 </Param>
34476
34477 </Param>
34478 <Param cond="debug_module_label == 0x09">
34479 <Param type="u" size="1" valtype="soc_gcm_module_select">
34480 <Name>SOC GCM module select</Name>
34481 <Value>0x00</Value>
34482 </Param>
34483
34484 </Param>
34485 <Param cond="debug_module_label == 0x0A">
34486 <Param type="u" size="1" valtype="aes_module_select">
34487 <Name>AES module select</Name>
34488 <Value>0x00</Value>
34489 </Param>
34490
34491 </Param>
34492 <Param cond="debug_module_label == 0x0B">
34493 <Param type="u" size="1" valtype="ble_phyif_module_select">
34494 <Name>BLE_PHYIF module select</Name>
34495 <Value>0x00</Value>
34496 </Param>
34497
34498 </Param>
34499 <Param cond="debug_module_label == 0x0C">
34500 <Param type="u" size="1" valtype="dma_module_select">
34501 <Name>BLE DMA module select</Name>
34502 <Value>0x00</Value>
34503 </Param>
34504
34505 </Param>
34506
34507 <Param cond="debug_module_label == 0x0D">
34508 <Param type="u" size="1" valtype="dma_module_select">
34509 <Name>AVPR DMA module select</Name>
34510 <Value>0x00</Value>
34511 </Param>
34512
34513 </Param>
34514
34515 <Param cond="debug_module_label == 0x0E">
34516 <Param type="u" size="1" valtype="avpr_module_select">
34517 <Name>AVPR Processor module select</Name>
34518 <Value>0x00</Value>
34519 </Param>
34520
34521 </Param>
34522
34523 <Param cond="debug_module_label == 0x0F">
34524 <Param type="u" size="1" valtype="dma_module_select">
34525 <Name>NFC DMA module select</Name>
34526 <Value>0x00</Value>
34527 </Param>
34528
34529 </Param>
34530
34531 <Param cond="debug_module_label == 0x10">
34532 <Param type="u" size="1" valtype="aod_gcm_module_select">
34533 <Name>AOD GCM module select</Name>
34534 <Value>0x00</Value>
34535 </Param>
34536
34537 </Param>
34538
34539 </Param>
34540
34541 </Param>
34542
34543 <Param cond="physical_io_label == 22">
34544 <Param type="u" size="4" valtype="aud_out_select" label="aud_out_label">
34545 <Name>aud out select</Name>
34546 <Default>0x3000B004</Default>
34547 </Param>
34548
34549 <Param cond="(aud_out_label &amp; 0x0F000000) == 0x01000000">
34550 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
34551 <Name>Debug_module_select</Name>
34552 <Default>0x07</Default>
34553 <Desc>Select the BT:Debug Module</Desc>
34554 </Param>
34555 <Param cond="debug_module_label == 0x01">
34556 <Param type="u" size="1" valtype="mcu_module_select">
34557 <Name>MCU module select</Name>
34558 <Value>0x00</Value>
34559 </Param>
34560
34561 </Param>
34562 <Param cond="debug_module_label == 0x02">
34563 <Param type="u" size="1" valtype="sdio_module_select">
34564 <Name>SDIO module select</Name>
34565 <Value>0x00</Value>
34566 </Param>
34567
34568 </Param>
34569 <Param cond="debug_module_label == 0x03">
34570 <Param type="u" size="1" valtype="dma_module_select">
34571 <Name>HCI DMA module select</Name>
34572 <Value>0x00</Value>
34573 </Param>
34574
34575 </Param>
34576 <Param cond="debug_module_label == 0x04">
34577 <Param type="u" size="1" valtype="ocp_ic_module_select">
34578 <Name>OCP IC module select</Name>
34579 <Value>0x00</Value>
34580 </Param>
34581
34582 </Param>
34583 <Param cond="debug_module_label == 0x05">
34584 <Param type="u" size="1" valtype="uart_module_select">
34585 <Name>UART module select</Name>
34586 <Value>0x00</Value>
34587 </Param>
34588
34589 </Param>
34590 <Param cond="debug_module_label == 0x07">
34591 <Param type="u" size="1" valtype="bluetooth_module_select">
34592 <Name>BLUETOOTH module select</Name>
34593 <Value>0x00</Value>
34594 </Param>
34595
34596 </Param>
34597 <Param cond="debug_module_label == 0x08">
34598 <Param type="u" size="1" valtype="pcmi_module_select">
34599 <Name>PCMI module select</Name>
34600 <Value>0x00</Value>
34601 </Param>
34602
34603 </Param>
34604 <Param cond="debug_module_label == 0x09">
34605 <Param type="u" size="1" valtype="soc_gcm_module_select">
34606 <Name>SOC GCM module select</Name>
34607 <Value>0x00</Value>
34608 </Param>
34609
34610 </Param>
34611 <Param cond="debug_module_label == 0x0A">
34612 <Param type="u" size="1" valtype="aes_module_select">
34613 <Name>AES module select</Name>
34614 <Value>0x00</Value>
34615 </Param>
34616
34617 </Param>
34618 <Param cond="debug_module_label == 0x0B">
34619 <Param type="u" size="1" valtype="ble_phyif_module_select">
34620 <Name>BLE_PHYIF module select</Name>
34621 <Value>0x00</Value>
34622 </Param>
34623
34624 </Param>
34625 <Param cond="debug_module_label == 0x0C">
34626 <Param type="u" size="1" valtype="dma_module_select">
34627 <Name>BLE DMA module select</Name>
34628 <Value>0x00</Value>
34629 </Param>
34630
34631 </Param>
34632
34633 <Param cond="debug_module_label == 0x0D">
34634 <Param type="u" size="1" valtype="dma_module_select">
34635 <Name>AVPR DMA module select</Name>
34636 <Value>0x00</Value>
34637 </Param>
34638
34639 </Param>
34640
34641 <Param cond="debug_module_label == 0x0E">
34642 <Param type="u" size="1" valtype="avpr_module_select">
34643 <Name>AVPR Processor module select</Name>
34644 <Value>0x00</Value>
34645 </Param>
34646
34647 </Param>
34648
34649 <Param cond="debug_module_label == 0x0F">
34650 <Param type="u" size="1" valtype="dma_module_select">
34651 <Name>NFC DMA module select</Name>
34652 <Value>0x00</Value>
34653 </Param>
34654
34655 </Param>
34656
34657 <Param cond="debug_module_label == 0x10">
34658 <Param type="u" size="1" valtype="aod_gcm_module_select">
34659 <Name>AOD GCM module select</Name>
34660 <Value>0x00</Value>
34661 </Param>
34662
34663 </Param>
34664
34665 </Param>
34666 </Param>
34667
34668 <Param cond="physical_io_label == 23">
34669 <Param type="u" size="4" valtype="fm_i2s_clk_select" label="fm_i2s_clk_label">
34670 <Name>fm i2s clk select</Name>
34671 <Default>0x00000008</Default>
34672 </Param>
34673
34674 </Param>
34675
34676 <Param cond="physical_io_label == 24">
34677 <Param type="u" size="4" valtype="fm_i2s_fsync_select" label="fm_i2s_fsync_label">
34678 <Name>fm i2s fsync select</Name>
34679 <Default>0x01000008</Default>
34680 </Param>
34681 <Param cond="(fm_i2s_fsync_label &amp; 0x0F000000) == 0x01000000">
34682 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
34683 <Name>Debug_module_select</Name>
34684 <Default>0x07</Default>
34685 <Desc>Select the BT:Debug Module</Desc>
34686 </Param>
34687
34688 <Param cond="debug_module_label == 0x01">
34689 <Param type="u" size="1" valtype="mcu_module_select">
34690 <Name>MCU module select</Name>
34691 <Value>0x00</Value>
34692 </Param>
34693
34694 </Param>
34695 <Param cond="debug_module_label == 0x02">
34696 <Param type="u" size="1" valtype="sdio_module_select">
34697 <Name>SDIO module select</Name>
34698 <Value>0x00</Value>
34699 </Param>
34700
34701 </Param>
34702 <Param cond="debug_module_label == 0x03">
34703 <Param type="u" size="1" valtype="dma_module_select">
34704 <Name>HCI DMA module select</Name>
34705 <Value>0x00</Value>
34706 </Param>
34707
34708 </Param>
34709 <Param cond="debug_module_label == 0x04">
34710 <Param type="u" size="1" valtype="ocp_ic_module_select">
34711 <Name>OCP IC module select</Name>
34712 <Value>0x00</Value>
34713 </Param>
34714
34715 </Param>
34716 <Param cond="debug_module_label == 0x05">
34717 <Param type="u" size="1" valtype="uart_module_select">
34718 <Name>UART module select</Name>
34719 <Value>0x00</Value>
34720 </Param>
34721
34722 </Param>
34723 <Param cond="debug_module_label == 0x07">
34724 <Param type="u" size="1" valtype="bluetooth_module_select">
34725 <Name>BLUETOOTH module select</Name>
34726 <Value>0x00</Value>
34727 </Param>
34728
34729 </Param>
34730 <Param cond="debug_module_label == 0x08">
34731 <Param type="u" size="1" valtype="pcmi_module_select">
34732 <Name>PCMI module select</Name>
34733 <Value>0x00</Value>
34734 </Param>
34735
34736 </Param>
34737 <Param cond="debug_module_label == 0x09">
34738 <Param type="u" size="1" valtype="soc_gcm_module_select">
34739 <Name>SOC GCM module select</Name>
34740 <Value>0x00</Value>
34741 </Param>
34742
34743 </Param>
34744 <Param cond="debug_module_label == 0x0A">
34745 <Param type="u" size="1" valtype="aes_module_select">
34746 <Name>AES module select</Name>
34747 <Value>0x00</Value>
34748 </Param>
34749
34750 </Param>
34751 <Param cond="debug_module_label == 0x0B">
34752 <Param type="u" size="1" valtype="ble_phyif_module_select">
34753 <Name>BLE_PHYIF module select</Name>
34754 <Value>0x00</Value>
34755 </Param>
34756
34757 </Param>
34758 <Param cond="debug_module_label == 0x0C">
34759 <Param type="u" size="1" valtype="dma_module_select">
34760 <Name>BLE DMA module select</Name>
34761 <Value>0x00</Value>
34762 </Param>
34763
34764 </Param>
34765
34766 <Param cond="debug_module_label == 0x0D">
34767 <Param type="u" size="1" valtype="dma_module_select">
34768 <Name>AVPR DMA module select</Name>
34769 <Value>0x00</Value>
34770 </Param>
34771
34772 </Param>
34773
34774 <Param cond="debug_module_label == 0x0E">
34775 <Param type="u" size="1" valtype="avpr_module_select">
34776 <Name>AVPR Processor module select</Name>
34777 <Value>0x00</Value>
34778 </Param>
34779
34780 </Param>
34781
34782 <Param cond="debug_module_label == 0x0F">
34783 <Param type="u" size="1" valtype="dma_module_select">
34784 <Name>NFC DMA module select</Name>
34785 <Value>0x00</Value>
34786 </Param>
34787
34788 </Param>
34789
34790 <Param cond="debug_module_label == 0x10">
34791 <Param type="u" size="1" valtype="aod_gcm_module_select">
34792 <Name>AOD GCM module select</Name>
34793 <Value>0x00</Value>
34794 </Param>
34795
34796 </Param>
34797 </Param>
34798
34799 </Param>
34800
34801 <Param cond="physical_io_label == 25">
34802 <Param type="u" size="4" valtype="fm_i2s_di_select" label="fm_i2s_di_label">
34803 <Name>fm i2s di select</Name>
34804 <Default>0x01200008</Default>
34805 </Param>
34806 <Param cond="(fm_i2s_di_label &amp; 0x0F000000) == 0x01000000">
34807 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
34808 <Name>Debug_module_select</Name>
34809 <Default>0x07</Default>
34810 <Desc>Select the BT:Debug Module</Desc>
34811 </Param>
34812
34813 <Param cond="debug_module_label == 0x01">
34814 <Param type="u" size="1" valtype="mcu_module_select">
34815 <Name>MCU module select</Name>
34816 <Value>0x00</Value>
34817 </Param>
34818
34819 </Param>
34820 <Param cond="debug_module_label == 0x02">
34821 <Param type="u" size="1" valtype="sdio_module_select">
34822 <Name>SDIO module select</Name>
34823 <Value>0x00</Value>
34824 </Param>
34825
34826 </Param>
34827 <Param cond="debug_module_label == 0x03">
34828 <Param type="u" size="1" valtype="dma_module_select">
34829 <Name>HCI DMA module select</Name>
34830 <Value>0x00</Value>
34831 </Param>
34832
34833 </Param>
34834 <Param cond="debug_module_label == 0x04">
34835 <Param type="u" size="1" valtype="ocp_ic_module_select">
34836 <Name>OCP IC module select</Name>
34837 <Value>0x00</Value>
34838 </Param>
34839
34840 </Param>
34841 <Param cond="debug_module_label == 0x05">
34842 <Param type="u" size="1" valtype="uart_module_select">
34843 <Name>UART module select</Name>
34844 <Value>0x00</Value>
34845 </Param>
34846
34847 </Param>
34848 <Param cond="debug_module_label == 0x07">
34849 <Param type="u" size="1" valtype="bluetooth_module_select">
34850 <Name>BLUETOOTH module select</Name>
34851 <Value>0x00</Value>
34852 </Param>
34853
34854 </Param>
34855 <Param cond="debug_module_label == 0x08">
34856 <Param type="u" size="1" valtype="pcmi_module_select">
34857 <Name>PCMI module select</Name>
34858 <Value>0x00</Value>
34859 </Param>
34860
34861 </Param>
34862 <Param cond="debug_module_label == 0x09">
34863 <Param type="u" size="1" valtype="soc_gcm_module_select">
34864 <Name>SOC GCM module select</Name>
34865 <Value>0x00</Value>
34866 </Param>
34867
34868 </Param>
34869 <Param cond="debug_module_label == 0x0A">
34870 <Param type="u" size="1" valtype="aes_module_select">
34871 <Name>AES module select</Name>
34872 <Value>0x00</Value>
34873 </Param>
34874
34875 </Param>
34876 <Param cond="debug_module_label == 0x0B">
34877 <Param type="u" size="1" valtype="ble_phyif_module_select">
34878 <Name>BLE_PHYIF module select</Name>
34879 <Value>0x00</Value>
34880 </Param>
34881
34882 </Param>
34883 <Param cond="debug_module_label == 0x0C">
34884 <Param type="u" size="1" valtype="dma_module_select">
34885 <Name>BLE DMA module select</Name>
34886 <Value>0x00</Value>
34887 </Param>
34888
34889 </Param>
34890
34891 <Param cond="debug_module_label == 0x0D">
34892 <Param type="u" size="1" valtype="dma_module_select">
34893 <Name>AVPR DMA module select</Name>
34894 <Value>0x00</Value>
34895 </Param>
34896
34897 </Param>
34898
34899 <Param cond="debug_module_label == 0x0E">
34900 <Param type="u" size="1" valtype="avpr_module_select">
34901 <Name>AVPR Processor module select</Name>
34902 <Value>0x00</Value>
34903 </Param>
34904
34905 </Param>
34906
34907 <Param cond="debug_module_label == 0x0F">
34908 <Param type="u" size="1" valtype="dma_module_select">
34909 <Name>NFC DMA module select</Name>
34910 <Value>0x00</Value>
34911 </Param>
34912
34913 </Param>
34914
34915 <Param cond="debug_module_label == 0x10">
34916 <Param type="u" size="1" valtype="aod_gcm_module_select">
34917 <Name>AOD GCM module select</Name>
34918 <Value>0x00</Value>
34919 </Param>
34920
34921 </Param>
34922
34923 </Param>
34924
34925 </Param>
34926
34927 <Param cond="physical_io_label == 26">
34928 <Param type="u" size="4" valtype="fm_i2s_do_select" label="fm_i2s_do_label">
34929 <Name>fm i2s do select</Name>
34930 <Default>0x01300008</Default>
34931 </Param>
34932 <Param cond="(fm_i2s_do_label &amp; 0x0F000000) == 0x01000000">
34933 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
34934 <Name>Debug_module_select</Name>
34935 <Default>0x07</Default>
34936 <Desc>Select the BT:Debug Module</Desc>
34937 </Param>
34938
34939 <Param cond="debug_module_label == 0x01">
34940 <Param type="u" size="1" valtype="mcu_module_select">
34941 <Name>MCU module select</Name>
34942 <Value>0x00</Value>
34943 </Param>
34944
34945 </Param>
34946 <Param cond="debug_module_label == 0x02">
34947 <Param type="u" size="1" valtype="sdio_module_select">
34948 <Name>SDIO module select</Name>
34949 <Value>0x00</Value>
34950 </Param>
34951
34952 </Param>
34953 <Param cond="debug_module_label == 0x03">
34954 <Param type="u" size="1" valtype="dma_module_select">
34955 <Name>HCI DMA module select</Name>
34956 <Value>0x00</Value>
34957 </Param>
34958
34959 </Param>
34960 <Param cond="debug_module_label == 0x04">
34961 <Param type="u" size="1" valtype="ocp_ic_module_select">
34962 <Name>OCP IC module select</Name>
34963 <Value>0x00</Value>
34964 </Param>
34965
34966 </Param>
34967 <Param cond="debug_module_label == 0x05">
34968 <Param type="u" size="1" valtype="uart_module_select">
34969 <Name>UART module select</Name>
34970 <Value>0x00</Value>
34971 </Param>
34972
34973 </Param>
34974 <Param cond="debug_module_label == 0x07">
34975 <Param type="u" size="1" valtype="bluetooth_module_select">
34976 <Name>BLUETOOTH module select</Name>
34977 <Value>0x00</Value>
34978 </Param>
34979
34980 </Param>
34981 <Param cond="debug_module_label == 0x08">
34982 <Param type="u" size="1" valtype="pcmi_module_select">
34983 <Name>PCMI module select</Name>
34984 <Value>0x00</Value>
34985 </Param>
34986
34987 </Param>
34988 <Param cond="debug_module_label == 0x09">
34989 <Param type="u" size="1" valtype="soc_gcm_module_select">
34990 <Name>SOC GCM module select</Name>
34991 <Value>0x00</Value>
34992 </Param>
34993
34994 </Param>
34995 <Param cond="debug_module_label == 0x0A">
34996 <Param type="u" size="1" valtype="aes_module_select">
34997 <Name>AES module select</Name>
34998 <Value>0x00</Value>
34999 </Param>
35000
35001 </Param>
35002 <Param cond="debug_module_label == 0x0B">
35003 <Param type="u" size="1" valtype="ble_phyif_module_select">
35004 <Name>BLE_PHYIF module select</Name>
35005 <Value>0x00</Value>
35006 </Param>
35007
35008 </Param>
35009 <Param cond="debug_module_label == 0x0C">
35010 <Param type="u" size="1" valtype="dma_module_select">
35011 <Name>BLE DMA module select</Name>
35012 <Value>0x00</Value>
35013 </Param>
35014
35015 </Param>
35016
35017 <Param cond="debug_module_label == 0x0D">
35018 <Param type="u" size="1" valtype="dma_module_select">
35019 <Name>AVPR DMA module select</Name>
35020 <Value>0x00</Value>
35021 </Param>
35022
35023 </Param>
35024
35025 <Param cond="debug_module_label == 0x0E">
35026 <Param type="u" size="1" valtype="avpr_module_select">
35027 <Name>AVPR Processor module select</Name>
35028 <Value>0x00</Value>
35029 </Param>
35030
35031 </Param>
35032
35033 <Param cond="debug_module_label == 0x0F">
35034 <Param type="u" size="1" valtype="dma_module_select">
35035 <Name>NFC DMA module select</Name>
35036 <Value>0x00</Value>
35037 </Param>
35038
35039 </Param>
35040
35041 <Param cond="debug_module_label == 0x10">
35042 <Param type="u" size="1" valtype="aod_gcm_module_select">
35043 <Name>AOD GCM module select</Name>
35044 <Value>0x00</Value>
35045 </Param>
35046
35047 </Param>
35048 </Param>
35049
35050 </Param>
35051
35052 </Param>
35053
35054 <Param cond="setup_label == 1">
35055 <Param type="u" size="1" valtype="physical_io_select_wl9" label="physical_io_label_wl9">
35056 <Name>Physical IO select_wl9</Name>
35057 <Default>0x0C</Default>
35058 <Desc>Select the physical IO on which you would like to connect the probe</Desc>
35059 </Param>
35060
35061
35062 <Param cond="physical_io_label_wl9 == 0">
35063 <Param type="u" size="4" valtype="sdio_clk_select_wl9" label="sdio_clk_label_wl9">
35064 <Name>sdio clk Select</Name>
35065 <Default>0x1000E008</Default>
35066 </Param>
35067
35068 <Param cond="(sdio_clk_label_wl9 &amp; 0x0F000000) == 0x01000000">
35069 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
35070 <Name>Debug_module_select</Name>
35071 <Default>0x07</Default>
35072 <Desc>Select the BT:Debug Module</Desc>
35073 </Param>
35074
35075
35076 <Param cond="debug_module_label == 0x01">
35077 <Param type="u" size="1" valtype="mcu_module_select">
35078 <Name>MCU module select</Name>
35079 <Value>0x00</Value>
35080 </Param>
35081
35082 </Param>
35083 <Param cond="debug_module_label == 0x02">
35084 <Param type="u" size="1" valtype="sdio_module_select">
35085 <Name>SDIO module select</Name>
35086 <Value>0x00</Value>
35087 </Param>
35088
35089 </Param>
35090 <Param cond="debug_module_label == 0x03">
35091 <Param type="u" size="1" valtype="dma_module_select">
35092 <Name>HCI DMA module select</Name>
35093 <Value>0x00</Value>
35094 </Param>
35095
35096 </Param>
35097 <Param cond="debug_module_label == 0x04">
35098 <Param type="u" size="1" valtype="ocp_ic_module_select">
35099 <Name>OCP IC module select</Name>
35100 <Value>0x00</Value>
35101 </Param>
35102
35103 </Param>
35104 <Param cond="debug_module_label == 0x05">
35105 <Param type="u" size="1" valtype="uart_module_select">
35106 <Name>UART module select</Name>
35107 <Value>0x00</Value>
35108 </Param>
35109
35110 </Param>
35111 <Param cond="debug_module_label == 0x07">
35112 <Param type="u" size="1" valtype="bluetooth_module_select">
35113 <Name>BLUETOOTH module select</Name>
35114 <Value>0x00</Value>
35115 </Param>
35116
35117 </Param>
35118 <Param cond="debug_module_label == 0x08">
35119 <Param type="u" size="1" valtype="pcmi_module_select">
35120 <Name>PCMI module select</Name>
35121 <Value>0x00</Value>
35122 </Param>
35123
35124 </Param>
35125 <Param cond="debug_module_label == 0x09">
35126 <Param type="u" size="1" valtype="soc_gcm_module_select">
35127 <Name>SOC GCM module select</Name>
35128 <Value>0x00</Value>
35129 </Param>
35130
35131 </Param>
35132 <Param cond="debug_module_label == 0x0A">
35133 <Param type="u" size="1" valtype="aes_module_select">
35134 <Name>AES module select</Name>
35135 <Value>0x00</Value>
35136 </Param>
35137
35138 </Param>
35139 <Param cond="debug_module_label == 0x0B">
35140 <Param type="u" size="1" valtype="ble_phyif_module_select">
35141 <Name>BLE_PHYIF module select</Name>
35142 <Value>0x00</Value>
35143 </Param>
35144
35145 </Param>
35146 <Param cond="debug_module_label == 0x0C">
35147 <Param type="u" size="1" valtype="dma_module_select">
35148 <Name>BLE DMA module select</Name>
35149 <Value>0x00</Value>
35150 </Param>
35151
35152 </Param>
35153
35154 <Param cond="debug_module_label == 0x0D">
35155 <Param type="u" size="1" valtype="dma_module_select">
35156 <Name>AVPR DMA module select</Name>
35157 <Value>0x00</Value>
35158 </Param>
35159
35160 </Param>
35161
35162 <Param cond="debug_module_label == 0x0E">
35163 <Param type="u" size="1" valtype="avpr_module_select">
35164 <Name>AVPR Processor module select</Name>
35165 <Value>0x00</Value>
35166 </Param>
35167
35168 </Param>
35169
35170 <Param cond="debug_module_label == 0x0F">
35171 <Param type="u" size="1" valtype="dma_module_select">
35172 <Name>NFC DMA module select</Name>
35173 <Value>0x00</Value>
35174 </Param>
35175
35176 </Param>
35177
35178 <Param cond="debug_module_label == 0x10">
35179 <Param type="u" size="1" valtype="aod_gcm_module_select">
35180 <Name>AOD GCM module select</Name>
35181 <Value>0x00</Value>
35182 </Param>
35183
35184 </Param>
35185
35186 </Param>
35187
35188 </Param>
35189
35190 <Param cond="physical_io_label_wl9 == 1">
35191 <Param type="u" size="4" label="sdio_cmd_label_wl9" valtype="sdio_cmd_select_wl9">
35192 <Name>sdio cmd Select</Name>
35193 <Default>0x2000A008</Default>
35194 </Param>
35195
35196 <Param cond="(sdio_cmd_label_wl9 &amp; 0x0F000000) == 0x01000000">
35197 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
35198 <Name>Debug_module_select</Name>
35199 <Default>0x07</Default>
35200 <Desc>Select the BT:Debug Module</Desc>
35201 </Param>
35202
35203
35204 <Param cond="debug_module_label == 0x01">
35205 <Param type="u" size="1" valtype="mcu_module_select">
35206 <Name>MCU module select</Name>
35207 <Value>0x00</Value>
35208 </Param>
35209
35210 </Param>
35211 <Param cond="debug_module_label == 0x02">
35212 <Param type="u" size="1" valtype="sdio_module_select">
35213 <Name>SDIO module select</Name>
35214 <Value>0x00</Value>
35215 </Param>
35216
35217 </Param>
35218 <Param cond="debug_module_label == 0x03">
35219 <Param type="u" size="1" valtype="dma_module_select">
35220 <Name>HCI DMA module select</Name>
35221 <Value>0x00</Value>
35222 </Param>
35223
35224 </Param>
35225 <Param cond="debug_module_label == 0x04">
35226 <Param type="u" size="1" valtype="ocp_ic_module_select">
35227 <Name>OCP IC module select</Name>
35228 <Value>0x00</Value>
35229 </Param>
35230
35231 </Param>
35232 <Param cond="debug_module_label == 0x05">
35233 <Param type="u" size="1" valtype="uart_module_select">
35234 <Name>UART module select</Name>
35235 <Value>0x00</Value>
35236 </Param>
35237
35238 </Param>
35239 <Param cond="debug_module_label == 0x07">
35240 <Param type="u" size="1" valtype="bluetooth_module_select">
35241 <Name>BLUETOOTH module select</Name>
35242 <Value>0x00</Value>
35243 </Param>
35244
35245 </Param>
35246 <Param cond="debug_module_label == 0x08">
35247 <Param type="u" size="1" valtype="pcmi_module_select">
35248 <Name>PCMI module select</Name>
35249 <Value>0x00</Value>
35250 </Param>
35251
35252 </Param>
35253 <Param cond="debug_module_label == 0x09">
35254 <Param type="u" size="1" valtype="soc_gcm_module_select">
35255 <Name>SOC GCM module select</Name>
35256 <Value>0x00</Value>
35257 </Param>
35258
35259 </Param>
35260 <Param cond="debug_module_label == 0x0A">
35261 <Param type="u" size="1" valtype="aes_module_select">
35262 <Name>AES module select</Name>
35263 <Value>0x00</Value>
35264 </Param>
35265
35266 </Param>
35267 <Param cond="debug_module_label == 0x0B">
35268 <Param type="u" size="1" valtype="ble_phyif_module_select">
35269 <Name>BLE_PHYIF module select</Name>
35270 <Value>0x00</Value>
35271 </Param>
35272
35273 </Param>
35274 <Param cond="debug_module_label == 0x0C">
35275 <Param type="u" size="1" valtype="dma_module_select">
35276 <Name>BLE DMA module select</Name>
35277 <Value>0x00</Value>
35278 </Param>
35279
35280 </Param>
35281
35282 <Param cond="debug_module_label == 0x0D">
35283 <Param type="u" size="1" valtype="dma_module_select">
35284 <Name>AVPR DMA module select</Name>
35285 <Value>0x00</Value>
35286 </Param>
35287
35288 </Param>
35289
35290 <Param cond="debug_module_label == 0x0E">
35291 <Param type="u" size="1" valtype="avpr_module_select">
35292 <Name>AVPR Processor module select</Name>
35293 <Value>0x00</Value>
35294 </Param>
35295
35296 </Param>
35297
35298 <Param cond="debug_module_label == 0x0F">
35299 <Param type="u" size="1" valtype="dma_module_select">
35300 <Name>NFC DMA module select</Name>
35301 <Value>0x00</Value>
35302 </Param>
35303
35304 </Param>
35305
35306 <Param cond="debug_module_label == 0x10">
35307 <Param type="u" size="1" valtype="aod_gcm_module_select">
35308 <Name>AOD GCM module select</Name>
35309 <Value>0x00</Value>
35310 </Param>
35311
35312 </Param>
35313
35314 </Param>
35315
35316 </Param>
35317
35318 <Param cond="physical_io_label_wl9 == 2">
35319 <Param type="u" size="4" valtype="sdio_D0_select_wl9" label="sdio_D0_label_wl9">
35320 <Name>sdio D0 select</Name>
35321 <Default>0x3000B008</Default>
35322 </Param>
35323 <Param cond="(sdio_D0_label_wl9 &amp; 0x0F000000) == 0x01000000">
35324 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
35325 <Name>Debug_module_select</Name>
35326 <Default>0x07</Default>
35327 <Desc>Select the BT:Debug Module</Desc>
35328 </Param>
35329
35330 <Param cond="debug_module_label == 0x01">
35331 <Param type="u" size="1" valtype="mcu_module_select">
35332 <Name>MCU module select</Name>
35333 <Value>0x00</Value>
35334 </Param>
35335
35336 </Param>
35337 <Param cond="debug_module_label == 0x02">
35338 <Param type="u" size="1" valtype="sdio_module_select">
35339 <Name>SDIO module select</Name>
35340 <Value>0x00</Value>
35341 </Param>
35342
35343 </Param>
35344 <Param cond="debug_module_label == 0x03">
35345 <Param type="u" size="1" valtype="dma_module_select">
35346 <Name>HCI DMA module select</Name>
35347 <Value>0x00</Value>
35348 </Param>
35349
35350 </Param>
35351 <Param cond="debug_module_label == 0x04">
35352 <Param type="u" size="1" valtype="ocp_ic_module_select">
35353 <Name>OCP IC module select</Name>
35354 <Value>0x00</Value>
35355 </Param>
35356
35357 </Param>
35358 <Param cond="debug_module_label == 0x05">
35359 <Param type="u" size="1" valtype="uart_module_select">
35360 <Name>UART module select</Name>
35361 <Value>0x00</Value>
35362 </Param>
35363
35364 </Param>
35365 <Param cond="debug_module_label == 0x07">
35366 <Param type="u" size="1" valtype="bluetooth_module_select">
35367 <Name>BLUETOOTH module select</Name>
35368 <Value>0x00</Value>
35369 </Param>
35370
35371 </Param>
35372 <Param cond="debug_module_label == 0x08">
35373 <Param type="u" size="1" valtype="pcmi_module_select">
35374 <Name>PCMI module select</Name>
35375 <Value>0x00</Value>
35376 </Param>
35377
35378 </Param>
35379 <Param cond="debug_module_label == 0x09">
35380 <Param type="u" size="1" valtype="soc_gcm_module_select">
35381 <Name>SOC GCM module select</Name>
35382 <Value>0x00</Value>
35383 </Param>
35384
35385 </Param>
35386 <Param cond="debug_module_label == 0x0A">
35387 <Param type="u" size="1" valtype="aes_module_select">
35388 <Name>AES module select</Name>
35389 <Value>0x00</Value>
35390 </Param>
35391
35392 </Param>
35393 <Param cond="debug_module_label == 0x0B">
35394 <Param type="u" size="1" valtype="ble_phyif_module_select">
35395 <Name>BLE_PHYIF module select</Name>
35396 <Value>0x00</Value>
35397 </Param>
35398
35399 </Param>
35400 <Param cond="debug_module_label == 0x0C">
35401 <Param type="u" size="1" valtype="dma_module_select">
35402 <Name>BLE DMA module select</Name>
35403 <Value>0x00</Value>
35404 </Param>
35405
35406 </Param>
35407
35408 <Param cond="debug_module_label == 0x0D">
35409 <Param type="u" size="1" valtype="dma_module_select">
35410 <Name>AVPR DMA module select</Name>
35411 <Value>0x00</Value>
35412 </Param>
35413
35414 </Param>
35415
35416 <Param cond="debug_module_label == 0x0E">
35417 <Param type="u" size="1" valtype="avpr_module_select">
35418 <Name>AVPR Processor module select</Name>
35419 <Value>0x00</Value>
35420 </Param>
35421
35422 </Param>
35423
35424 <Param cond="debug_module_label == 0x0F">
35425 <Param type="u" size="1" valtype="dma_module_select">
35426 <Name>NFC DMA module select</Name>
35427 <Value>0x00</Value>
35428 </Param>
35429
35430 </Param>
35431
35432 <Param cond="debug_module_label == 0x10">
35433 <Param type="u" size="1" valtype="aod_gcm_module_select">
35434 <Name>AOD GCM module select</Name>
35435 <Value>0x00</Value>
35436 </Param>
35437
35438 </Param>
35439
35440 </Param>
35441
35442 </Param>
35443
35444 <Param cond="physical_io_label_wl9 == 3">
35445 <Param type="u" size="4" valtype="sdio_D3_select_wl9" label="sdio_D3_label_wl9">
35446 <Name>sdio D3 Select</Name>
35447 <Default>0x4000C008</Default>
35448 </Param>
35449 <Param cond="(sdio_D3_label_wl9 &amp; 0x0F000000) == 0x01000000">
35450 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
35451 <Name>Debug_module_select</Name>
35452 <Default>0x07</Default>
35453 <Desc>Select the BT:Debug Module</Desc>
35454 </Param>
35455
35456 <Param cond="debug_module_label == 0x01">
35457 <Param type="u" size="1" valtype="mcu_module_select">
35458 <Name>MCU module select</Name>
35459 <Value>0x00</Value>
35460 </Param>
35461
35462 </Param>
35463 <Param cond="debug_module_label == 0x02">
35464 <Param type="u" size="1" valtype="sdio_module_select">
35465 <Name>SDIO module select</Name>
35466 <Value>0x00</Value>
35467 </Param>
35468
35469 </Param>
35470 <Param cond="debug_module_label == 0x03">
35471 <Param type="u" size="1" valtype="dma_module_select">
35472 <Name>HCI DMA module select</Name>
35473 <Value>0x00</Value>
35474 </Param>
35475
35476 </Param>
35477 <Param cond="debug_module_label == 0x04">
35478 <Param type="u" size="1" valtype="ocp_ic_module_select">
35479 <Name>OCP IC module select</Name>
35480 <Value>0x00</Value>
35481 </Param>
35482
35483 </Param>
35484 <Param cond="debug_module_label == 0x05">
35485 <Param type="u" size="1" valtype="uart_module_select">
35486 <Name>UART module select</Name>
35487 <Value>0x00</Value>
35488 </Param>
35489
35490 </Param>
35491 <Param cond="debug_module_label == 0x07">
35492 <Param type="u" size="1" valtype="bluetooth_module_select">
35493 <Name>BLUETOOTH module select</Name>
35494 <Value>0x00</Value>
35495 </Param>
35496
35497 </Param>
35498 <Param cond="debug_module_label == 0x08">
35499 <Param type="u" size="1" valtype="pcmi_module_select">
35500 <Name>PCMI module select</Name>
35501 <Value>0x00</Value>
35502 </Param>
35503
35504 </Param>
35505 <Param cond="debug_module_label == 0x09">
35506 <Param type="u" size="1" valtype="soc_gcm_module_select">
35507 <Name>SOC GCM module select</Name>
35508 <Value>0x00</Value>
35509 </Param>
35510
35511 </Param>
35512 <Param cond="debug_module_label == 0x0A">
35513 <Param type="u" size="1" valtype="aes_module_select">
35514 <Name>AES module select</Name>
35515 <Value>0x00</Value>
35516 </Param>
35517
35518 </Param>
35519 <Param cond="debug_module_label == 0x0B">
35520 <Param type="u" size="1" valtype="ble_phyif_module_select">
35521 <Name>BLE_PHYIF module select</Name>
35522 <Value>0x00</Value>
35523 </Param>
35524
35525 </Param>
35526 <Param cond="debug_module_label == 0x0C">
35527 <Param type="u" size="1" valtype="dma_module_select">
35528 <Name>BLE DMA module select</Name>
35529 <Value>0x00</Value>
35530 </Param>
35531
35532 </Param>
35533
35534 <Param cond="debug_module_label == 0x0D">
35535 <Param type="u" size="1" valtype="dma_module_select">
35536 <Name>AVPR DMA module select</Name>
35537 <Value>0x00</Value>
35538 </Param>
35539
35540 </Param>
35541
35542 <Param cond="debug_module_label == 0x0E">
35543 <Param type="u" size="1" valtype="avpr_module_select">
35544 <Name>AVPR Processor module select</Name>
35545 <Value>0x00</Value>
35546 </Param>
35547
35548 </Param>
35549
35550 <Param cond="debug_module_label == 0x0F">
35551 <Param type="u" size="1" valtype="dma_module_select">
35552 <Name>NFC DMA module select</Name>
35553 <Value>0x00</Value>
35554 </Param>
35555
35556 </Param>
35557
35558 <Param cond="debug_module_label == 0x10">
35559 <Param type="u" size="1" valtype="aod_gcm_module_select">
35560 <Name>AOD GCM module select</Name>
35561 <Value>0x00</Value>
35562 </Param>
35563
35564 </Param>
35565
35566 </Param>
35567
35568 </Param>
35569
35570 <Param cond="physical_io_label_wl9 == 4">
35571 <Param type="u" size="4" valtype="sdio_D1_select_wl9" label="sdio_D1_label_wl9">
35572 <Name>sdio d1 Select</Name>
35573 <Default>0x5000D008</Default>
35574 </Param>
35575
35576 <Param cond="(sdio_D1_label_wl9 &amp; 0x0F000000) == 0x01000000">
35577 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
35578 <Name>Debug_module_select</Name>
35579 <Default>0x07</Default>
35580 <Desc>Select the BT:Debug Module</Desc>
35581 </Param>
35582
35583 <Param cond="debug_module_label == 0x01">
35584 <Param type="u" size="1" valtype="mcu_module_select">
35585 <Name>MCU module select</Name>
35586 <Value>0x00</Value>
35587 </Param>
35588
35589 </Param>
35590 <Param cond="debug_module_label == 0x02">
35591 <Param type="u" size="1" valtype="sdio_module_select">
35592 <Name>SDIO module select</Name>
35593 <Value>0x00</Value>
35594 </Param>
35595
35596 </Param>
35597 <Param cond="debug_module_label == 0x03">
35598 <Param type="u" size="1" valtype="dma_module_select">
35599 <Name>HCI DMA module select</Name>
35600 <Value>0x00</Value>
35601 </Param>
35602
35603 </Param>
35604 <Param cond="debug_module_label == 0x04">
35605 <Param type="u" size="1" valtype="ocp_ic_module_select">
35606 <Name>OCP IC module select</Name>
35607 <Value>0x00</Value>
35608 </Param>
35609
35610 </Param>
35611 <Param cond="debug_module_label == 0x05">
35612 <Param type="u" size="1" valtype="uart_module_select">
35613 <Name>UART module select</Name>
35614 <Value>0x00</Value>
35615 </Param>
35616
35617 </Param>
35618 <Param cond="debug_module_label == 0x07">
35619 <Param type="u" size="1" valtype="bluetooth_module_select">
35620 <Name>BLUETOOTH module select</Name>
35621 <Value>0x00</Value>
35622 </Param>
35623
35624 </Param>
35625 <Param cond="debug_module_label == 0x08">
35626 <Param type="u" size="1" valtype="pcmi_module_select">
35627 <Name>PCMI module select</Name>
35628 <Value>0x00</Value>
35629 </Param>
35630
35631 </Param>
35632 <Param cond="debug_module_label == 0x09">
35633 <Param type="u" size="1" valtype="soc_gcm_module_select">
35634 <Name>SOC GCM module select</Name>
35635 <Value>0x00</Value>
35636 </Param>
35637
35638 </Param>
35639 <Param cond="debug_module_label == 0x0A">
35640 <Param type="u" size="1" valtype="aes_module_select">
35641 <Name>AES module select</Name>
35642 <Value>0x00</Value>
35643 </Param>
35644
35645 </Param>
35646 <Param cond="debug_module_label == 0x0B">
35647 <Param type="u" size="1" valtype="ble_phyif_module_select">
35648 <Name>BLE_PHYIF module select</Name>
35649 <Value>0x00</Value>
35650 </Param>
35651
35652 </Param>
35653 <Param cond="debug_module_label == 0x0C">
35654 <Param type="u" size="1" valtype="dma_module_select">
35655 <Name>BLE DMA module select</Name>
35656 <Value>0x00</Value>
35657 </Param>
35658
35659 </Param>
35660
35661 <Param cond="debug_module_label == 0x0D">
35662 <Param type="u" size="1" valtype="dma_module_select">
35663 <Name>AVPR DMA module select</Name>
35664 <Value>0x00</Value>
35665 </Param>
35666
35667 </Param>
35668
35669 <Param cond="debug_module_label == 0x0E">
35670 <Param type="u" size="1" valtype="avpr_module_select">
35671 <Name>AVPR Processor module select</Name>
35672 <Value>0x00</Value>
35673 </Param>
35674
35675 </Param>
35676
35677 <Param cond="debug_module_label == 0x0F">
35678 <Param type="u" size="1" valtype="dma_module_select">
35679 <Name>NFC DMA module select</Name>
35680 <Value>0x00</Value>
35681 </Param>
35682
35683 </Param>
35684
35685 <Param cond="debug_module_label == 0x10">
35686 <Param type="u" size="1" valtype="aod_gcm_module_select">
35687 <Name>AOD GCM module select</Name>
35688 <Value>0x00</Value>
35689 </Param>
35690
35691 </Param>
35692
35693 </Param>
35694
35695 </Param>
35696
35697
35698 <Param cond="physical_io_label_wl9 == 5">
35699 <Param type="u" size="4" valtype="sdio_D2_select_wl9" label="sdio_D2_label_wl9">
35700 <Name>sdio D2 select</Name>
35701 <Default>0x6000E008</Default>
35702 </Param>
35703 <Param cond="(sdio_D2_label_wl9 &amp; 0x0F000000) == 0x01000000">
35704 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
35705 <Name>Debug_module_select</Name>
35706 <Default>0x07</Default>
35707 <Desc>Select the BT:Debug Module</Desc>
35708 </Param>
35709
35710 <Param cond="debug_module_label == 0x01">
35711 <Param type="u" size="1" valtype="mcu_module_select">
35712 <Name>MCU module select</Name>
35713 <Value>0x00</Value>
35714 </Param>
35715
35716 </Param>
35717 <Param cond="debug_module_label == 0x02">
35718 <Param type="u" size="1" valtype="sdio_module_select">
35719 <Name>SDIO module select</Name>
35720 <Value>0x00</Value>
35721 </Param>
35722
35723 </Param>
35724 <Param cond="debug_module_label == 0x03">
35725 <Param type="u" size="1" valtype="dma_module_select">
35726 <Name>HCI DMA module select</Name>
35727 <Value>0x00</Value>
35728 </Param>
35729
35730 </Param>
35731 <Param cond="debug_module_label == 0x04">
35732 <Param type="u" size="1" valtype="ocp_ic_module_select">
35733 <Name>OCP IC module select</Name>
35734 <Value>0x00</Value>
35735 </Param>
35736
35737 </Param>
35738 <Param cond="debug_module_label == 0x05">
35739 <Param type="u" size="1" valtype="uart_module_select">
35740 <Name>UART module select</Name>
35741 <Value>0x00</Value>
35742 </Param>
35743
35744 </Param>
35745 <Param cond="debug_module_label == 0x07">
35746 <Param type="u" size="1" valtype="bluetooth_module_select">
35747 <Name>BLUETOOTH module select</Name>
35748 <Value>0x00</Value>
35749 </Param>
35750
35751 </Param>
35752 <Param cond="debug_module_label == 0x08">
35753 <Param type="u" size="1" valtype="pcmi_module_select">
35754 <Name>PCMI module select</Name>
35755 <Value>0x00</Value>
35756 </Param>
35757
35758 </Param>
35759 <Param cond="debug_module_label == 0x09">
35760 <Param type="u" size="1" valtype="soc_gcm_module_select">
35761 <Name>SOC GCM module select</Name>
35762 <Value>0x00</Value>
35763 </Param>
35764
35765 </Param>
35766 <Param cond="debug_module_label == 0x0A">
35767 <Param type="u" size="1" valtype="aes_module_select">
35768 <Name>AES module select</Name>
35769 <Value>0x00</Value>
35770 </Param>
35771
35772 </Param>
35773 <Param cond="debug_module_label == 0x0B">
35774 <Param type="u" size="1" valtype="ble_phyif_module_select">
35775 <Name>BLE_PHYIF module select</Name>
35776 <Value>0x00</Value>
35777 </Param>
35778
35779 </Param>
35780 <Param cond="debug_module_label == 0x0C">
35781 <Param type="u" size="1" valtype="dma_module_select">
35782 <Name>BLE DMA module select</Name>
35783 <Value>0x00</Value>
35784 </Param>
35785
35786 </Param>
35787
35788 <Param cond="debug_module_label == 0x0D">
35789 <Param type="u" size="1" valtype="dma_module_select">
35790 <Name>AVPR DMA module select</Name>
35791 <Value>0x00</Value>
35792 </Param>
35793
35794 </Param>
35795
35796 <Param cond="debug_module_label == 0x0E">
35797 <Param type="u" size="1" valtype="avpr_module_select">
35798 <Name>AVPR Processor module select</Name>
35799 <Value>0x00</Value>
35800 </Param>
35801
35802 </Param>
35803
35804 <Param cond="debug_module_label == 0x0F">
35805 <Param type="u" size="1" valtype="dma_module_select">
35806 <Name>NFC DMA module select</Name>
35807 <Value>0x00</Value>
35808 </Param>
35809
35810 </Param>
35811
35812 <Param cond="debug_module_label == 0x10">
35813 <Param type="u" size="1" valtype="aod_gcm_module_select">
35814 <Name>AOD GCM module select</Name>
35815 <Value>0x00</Value>
35816 </Param>
35817
35818 </Param>
35819 </Param>
35820
35821 </Param>
35822
35823 <Param cond="physical_io_label_wl9 == 6">
35824 <Param type="u" size="4" valtype="wlan_irq_select_wl9" label="wlan_irq_label_wl9">
35825 <Name>wlan irq select</Name>
35826 <Default>0x7000F008</Default>
35827 </Param>
35828
35829 <Param cond="(wlan_irq_label_wl9 &amp; 0x0F000000) == 0x01000000">
35830 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
35831 <Name>Debug_module_select</Name>
35832 <Default>0x07</Default>
35833 <Desc>Select the BT:Debug Module</Desc>
35834 </Param>
35835 <Param cond="debug_module_label == 0x01">
35836 <Param type="u" size="1" valtype="mcu_module_select">
35837 <Name>MCU module select</Name>
35838 <Value>0x00</Value>
35839 </Param>
35840
35841 </Param>
35842 <Param cond="debug_module_label == 0x02">
35843 <Param type="u" size="1" valtype="sdio_module_select">
35844 <Name>SDIO module select</Name>
35845 <Value>0x00</Value>
35846 </Param>
35847
35848 </Param>
35849 <Param cond="debug_module_label == 0x03">
35850 <Param type="u" size="1" valtype="dma_module_select">
35851 <Name>HCI DMA module select</Name>
35852 <Value>0x00</Value>
35853 </Param>
35854
35855 </Param>
35856 <Param cond="debug_module_label == 0x04">
35857 <Param type="u" size="1" valtype="ocp_ic_module_select">
35858 <Name>OCP IC module select</Name>
35859 <Value>0x00</Value>
35860 </Param>
35861
35862 </Param>
35863 <Param cond="debug_module_label == 0x05">
35864 <Param type="u" size="1" valtype="uart_module_select">
35865 <Name>UART module select</Name>
35866 <Value>0x00</Value>
35867 </Param>
35868
35869 </Param>
35870 <Param cond="debug_module_label == 0x07">
35871 <Param type="u" size="1" valtype="bluetooth_module_select">
35872 <Name>BLUETOOTH module select</Name>
35873 <Value>0x00</Value>
35874 </Param>
35875
35876 </Param>
35877 <Param cond="debug_module_label == 0x08">
35878 <Param type="u" size="1" valtype="pcmi_module_select">
35879 <Name>PCMI module select</Name>
35880 <Value>0x00</Value>
35881 </Param>
35882
35883 </Param>
35884 <Param cond="debug_module_label == 0x09">
35885 <Param type="u" size="1" valtype="soc_gcm_module_select">
35886 <Name>SOC GCM module select</Name>
35887 <Value>0x00</Value>
35888 </Param>
35889
35890 </Param>
35891 <Param cond="debug_module_label == 0x0A">
35892 <Param type="u" size="1" valtype="aes_module_select">
35893 <Name>AES module select</Name>
35894 <Value>0x00</Value>
35895 </Param>
35896
35897 </Param>
35898 <Param cond="debug_module_label == 0x0B">
35899 <Param type="u" size="1" valtype="ble_phyif_module_select">
35900 <Name>BLE_PHYIF module select</Name>
35901 <Value>0x00</Value>
35902 </Param>
35903
35904 </Param>
35905 <Param cond="debug_module_label == 0x0C">
35906 <Param type="u" size="1" valtype="dma_module_select">
35907 <Name>BLE DMA module select</Name>
35908 <Value>0x00</Value>
35909 </Param>
35910
35911 </Param>
35912
35913 <Param cond="debug_module_label == 0x0D">
35914 <Param type="u" size="1" valtype="dma_module_select">
35915 <Name>AVPR DMA module select</Name>
35916 <Value>0x00</Value>
35917 </Param>
35918
35919 </Param>
35920
35921 <Param cond="debug_module_label == 0x0E">
35922 <Param type="u" size="1" valtype="avpr_module_select">
35923 <Name>AVPR Processor module select</Name>
35924 <Value>0x00</Value>
35925 </Param>
35926
35927 </Param>
35928
35929 <Param cond="debug_module_label == 0x0F">
35930 <Param type="u" size="1" valtype="dma_module_select">
35931 <Name>NFC DMA module select</Name>
35932 <Value>0x00</Value>
35933 </Param>
35934
35935 </Param>
35936
35937 <Param cond="debug_module_label == 0x10">
35938 <Param type="u" size="1" valtype="aod_gcm_module_select">
35939 <Name>AOD GCM module select</Name>
35940 <Value>0x00</Value>
35941 </Param>
35942
35943 </Param>
35944
35945 </Param>
35946
35947 </Param>
35948
35949 <Param cond="physical_io_label_wl9 == 8">
35950 <Param type="u" size="4" valtype="bt_hci_uart_tx_select_wl9" label="bt_hci_uart_tx_label_wl9">
35951 <Name>bt hci uart tx select</Name>
35952 <Default>0xA0005100</Default>
35953 </Param>
35954
35955 </Param>
35956
35957 <Param cond="physical_io_label_wl9 == 9">
35958 <Param type="u" size="4" valtype="bt_hci_uart_rx_select_wl9" label="bt_hci_uart_rx_label_wl9">
35959 <Name>bt hci uart rx select</Name>
35960 <Default>0xA0006100</Default>
35961 </Param>
35962
35963 </Param>
35964
35965 <Param cond="physical_io_label_wl9 == 10">
35966 <Param type="u" size="4" valtype="bt_hci_uart_cts_select_wl9" label="bt_hci_uart_cts_label_wl9">
35967 <Name>bt hci uart cts select</Name>
35968 <Default>0xA0007100</Default>
35969 </Param>
35970
35971 <Param cond="(bt_hci_uart_cts_label_wl9 &amp; 0x0F000000) == 0x01000000">
35972 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
35973 <Name>Debug_module_select</Name>
35974 <Default>0x07</Default>
35975 <Desc>Select the BT:Debug Module</Desc>
35976 </Param>
35977 <Param cond="debug_module_label == 0x01">
35978 <Param type="u" size="1" valtype="mcu_module_select">
35979 <Name>MCU module select</Name>
35980 <Value>0x00</Value>
35981 </Param>
35982
35983 </Param>
35984 <Param cond="debug_module_label == 0x02">
35985 <Param type="u" size="1" valtype="sdio_module_select">
35986 <Name>SDIO module select</Name>
35987 <Value>0x00</Value>
35988 </Param>
35989
35990 </Param>
35991 <Param cond="debug_module_label == 0x03">
35992 <Param type="u" size="1" valtype="dma_module_select">
35993 <Name>HCI DMA module select</Name>
35994 <Value>0x00</Value>
35995 </Param>
35996
35997 </Param>
35998 <Param cond="debug_module_label == 0x04">
35999 <Param type="u" size="1" valtype="ocp_ic_module_select">
36000 <Name>OCP IC module select</Name>
36001 <Value>0x00</Value>
36002 </Param>
36003
36004 </Param>
36005 <Param cond="debug_module_label == 0x05">
36006 <Param type="u" size="1" valtype="uart_module_select">
36007 <Name>UART module select</Name>
36008 <Value>0x00</Value>
36009 </Param>
36010
36011 </Param>
36012 <Param cond="debug_module_label == 0x07">
36013 <Param type="u" size="1" valtype="bluetooth_module_select">
36014 <Name>BLUETOOTH module select</Name>
36015 <Value>0x00</Value>
36016 </Param>
36017
36018 </Param>
36019 <Param cond="debug_module_label == 0x08">
36020 <Param type="u" size="1" valtype="pcmi_module_select">
36021 <Name>PCMI module select</Name>
36022 <Value>0x00</Value>
36023 </Param>
36024
36025 </Param>
36026 <Param cond="debug_module_label == 0x09">
36027 <Param type="u" size="1" valtype="soc_gcm_module_select">
36028 <Name>SOC GCM module select</Name>
36029 <Value>0x00</Value>
36030 </Param>
36031
36032 </Param>
36033 <Param cond="debug_module_label == 0x0A">
36034 <Param type="u" size="1" valtype="aes_module_select">
36035 <Name>AES module select</Name>
36036 <Value>0x00</Value>
36037 </Param>
36038
36039 </Param>
36040 <Param cond="debug_module_label == 0x0B">
36041 <Param type="u" size="1" valtype="ble_phyif_module_select">
36042 <Name>BLE_PHYIF module select</Name>
36043 <Value>0x00</Value>
36044 </Param>
36045
36046 </Param>
36047 <Param cond="debug_module_label == 0x0C">
36048 <Param type="u" size="1" valtype="dma_module_select">
36049 <Name>BLE DMA module select</Name>
36050 <Value>0x00</Value>
36051 </Param>
36052
36053 </Param>
36054
36055 <Param cond="debug_module_label == 0x0D">
36056 <Param type="u" size="1" valtype="dma_module_select">
36057 <Name>AVPR DMA module select</Name>
36058 <Value>0x00</Value>
36059 </Param>
36060
36061 </Param>
36062
36063 <Param cond="debug_module_label == 0x0E">
36064 <Param type="u" size="1" valtype="avpr_module_select">
36065 <Name>AVPR Processor module select</Name>
36066 <Value>0x00</Value>
36067 </Param>
36068
36069 </Param>
36070
36071 <Param cond="debug_module_label == 0x0F">
36072 <Param type="u" size="1" valtype="dma_module_select">
36073 <Name>NFC DMA module select</Name>
36074 <Value>0x00</Value>
36075 </Param>
36076
36077 </Param>
36078
36079 <Param cond="debug_module_label == 0x10">
36080 <Param type="u" size="1" valtype="aod_gcm_module_select">
36081 <Name>AOD GCM module select</Name>
36082 <Value>0x00</Value>
36083 </Param>
36084
36085 </Param>
36086
36087 </Param>
36088 </Param>
36089
36090 <Param cond="physical_io_label_wl9 == 11">
36091 <Param type="u" size="4" valtype="bt_hci_uart_rts_select_wl9" label="bt_hci_uart_rts_label_wl9">
36092 <Name>bt hci uart rts select</Name>
36093 <Default>0x90011008</Default>
36094 </Param>
36095
36096 <Param cond="(bt_hci_uart_rts_label_wl9 &amp; 0x0F000000) == 0x01000000">
36097 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
36098 <Name>Debug_module_select</Name>
36099 <Default>0x07</Default>
36100 <Desc>Select the BT:Debug Module</Desc>
36101 </Param>
36102
36103
36104 <Param cond="debug_module_label == 0x01">
36105 <Param type="u" size="1" valtype="mcu_module_select">
36106 <Name>MCU module select</Name>
36107 <Value>0x00</Value>
36108 </Param>
36109
36110 </Param>
36111 <Param cond="debug_module_label == 0x02">
36112 <Param type="u" size="1" valtype="sdio_module_select">
36113 <Name>SDIO module select</Name>
36114 <Value>0x00</Value>
36115 </Param>
36116
36117 </Param>
36118 <Param cond="debug_module_label == 0x03">
36119 <Param type="u" size="1" valtype="dma_module_select">
36120 <Name>HCI DMA module select</Name>
36121 <Value>0x00</Value>
36122 </Param>
36123
36124 </Param>
36125 <Param cond="debug_module_label == 0x04">
36126 <Param type="u" size="1" valtype="ocp_ic_module_select">
36127 <Name>OCP IC module select</Name>
36128 <Value>0x00</Value>
36129 </Param>
36130
36131 </Param>
36132 <Param cond="debug_module_label == 0x05">
36133 <Param type="u" size="1" valtype="uart_module_select">
36134 <Name>UART module select</Name>
36135 <Value>0x00</Value>
36136 </Param>
36137
36138 </Param>
36139 <Param cond="debug_module_label == 0x07">
36140 <Param type="u" size="1" valtype="bluetooth_module_select">
36141 <Name>BLUETOOTH module select</Name>
36142 <Value>0x00</Value>
36143 </Param>
36144
36145 </Param>
36146 <Param cond="debug_module_label == 0x08">
36147 <Param type="u" size="1" valtype="pcmi_module_select">
36148 <Name>PCMI module select</Name>
36149 <Value>0x00</Value>
36150 </Param>
36151
36152 </Param>
36153 <Param cond="debug_module_label == 0x09">
36154 <Param type="u" size="1" valtype="soc_gcm_module_select">
36155 <Name>SOC GCM module select</Name>
36156 <Value>0x00</Value>
36157 </Param>
36158
36159 </Param>
36160 <Param cond="debug_module_label == 0x0A">
36161 <Param type="u" size="1" valtype="aes_module_select">
36162 <Name>AES module select</Name>
36163 <Value>0x00</Value>
36164 </Param>
36165
36166 </Param>
36167 <Param cond="debug_module_label == 0x0B">
36168 <Param type="u" size="1" valtype="ble_phyif_module_select">
36169 <Name>BLE_PHYIF module select</Name>
36170 <Value>0x00</Value>
36171 </Param>
36172
36173 </Param>
36174 <Param cond="debug_module_label == 0x0C">
36175 <Param type="u" size="1" valtype="dma_module_select">
36176 <Name>BLE DMA module select</Name>
36177 <Value>0x00</Value>
36178 </Param>
36179
36180 </Param>
36181
36182 <Param cond="debug_module_label == 0x0D">
36183 <Param type="u" size="1" valtype="dma_module_select">
36184 <Name>AVPR DMA module select</Name>
36185 <Value>0x00</Value>
36186 </Param>
36187
36188 </Param>
36189
36190 <Param cond="debug_module_label == 0x0E">
36191 <Param type="u" size="1" valtype="avpr_module_select">
36192 <Name>AVPR Processor module select</Name>
36193 <Value>0x00</Value>
36194 </Param>
36195
36196 </Param>
36197
36198 <Param cond="debug_module_label == 0x0F">
36199 <Param type="u" size="1" valtype="dma_module_select">
36200 <Name>NFC DMA module select</Name>
36201 <Value>0x00</Value>
36202 </Param>
36203
36204 </Param>
36205
36206 <Param cond="debug_module_label == 0x10">
36207 <Param type="u" size="1" valtype="aod_gcm_module_select">
36208 <Name>AOD GCM module select</Name>
36209 <Value>0x00</Value>
36210 </Param>
36211
36212 </Param>
36213 </Param>
36214
36215 </Param>
36216
36217 <Param cond="physical_io_label_wl9 == 12">
36218 <Param type="u" size="4" valtype="bt_host_wakeup_select_wl9" label="bt_host_wakeup_label_wl9">
36219 <Name>bt host wakeup select</Name>
36220 <Default>0x10009000</Default>
36221 </Param>
36222
36223 <Param cond="(bt_host_wakeup_label_wl9 &amp; 0x0F000000) == 0x01000000">
36224 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
36225 <Name>Debug_module_select</Name>
36226 <Default>0x07</Default>
36227 <Desc>Select the BT:Debug Module</Desc>
36228 </Param>
36229
36230 <Param cond="debug_module_label == 0x01">
36231 <Param type="u" size="1" valtype="mcu_module_select">
36232 <Name>MCU module select</Name>
36233 <Value>0x00</Value>
36234 </Param>
36235
36236 </Param>
36237 <Param cond="debug_module_label == 0x02">
36238 <Param type="u" size="1" valtype="sdio_module_select">
36239 <Name>SDIO module select</Name>
36240 <Value>0x00</Value>
36241 </Param>
36242
36243 </Param>
36244 <Param cond="debug_module_label == 0x03">
36245 <Param type="u" size="1" valtype="dma_module_select">
36246 <Name>HCI DMA module select</Name>
36247 <Value>0x00</Value>
36248 </Param>
36249
36250 </Param>
36251 <Param cond="debug_module_label == 0x04">
36252 <Param type="u" size="1" valtype="ocp_ic_module_select">
36253 <Name>OCP IC module select</Name>
36254 <Value>0x00</Value>
36255 </Param>
36256
36257 </Param>
36258 <Param cond="debug_module_label == 0x05">
36259 <Param type="u" size="1" valtype="uart_module_select">
36260 <Name>UART module select</Name>
36261 <Value>0x00</Value>
36262 </Param>
36263
36264 </Param>
36265 <Param cond="debug_module_label == 0x07">
36266 <Param type="u" size="1" valtype="bluetooth_module_select">
36267 <Name>BLUETOOTH module select</Name>
36268 <Value>0x00</Value>
36269 </Param>
36270
36271 </Param>
36272 <Param cond="debug_module_label == 0x08">
36273 <Param type="u" size="1" valtype="pcmi_module_select">
36274 <Name>PCMI module select</Name>
36275 <Value>0x00</Value>
36276 </Param>
36277
36278 </Param>
36279 <Param cond="debug_module_label == 0x09">
36280 <Param type="u" size="1" valtype="soc_gcm_module_select">
36281 <Name>SOC GCM module select</Name>
36282 <Value>0x00</Value>
36283 </Param>
36284
36285 </Param>
36286 <Param cond="debug_module_label == 0x0A">
36287 <Param type="u" size="1" valtype="aes_module_select">
36288 <Name>AES module select</Name>
36289 <Value>0x00</Value>
36290 </Param>
36291
36292 </Param>
36293 <Param cond="debug_module_label == 0x0B">
36294 <Param type="u" size="1" valtype="ble_phyif_module_select">
36295 <Name>BLE_PHYIF module select</Name>
36296 <Value>0x00</Value>
36297 </Param>
36298
36299 </Param>
36300 <Param cond="debug_module_label == 0x0C">
36301 <Param type="u" size="1" valtype="dma_module_select">
36302 <Name>BLE DMA module select</Name>
36303 <Value>0x00</Value>
36304 </Param>
36305
36306 </Param>
36307
36308 <Param cond="debug_module_label == 0x0D">
36309 <Param type="u" size="1" valtype="dma_module_select">
36310 <Name>AVPR DMA module select</Name>
36311 <Value>0x00</Value>
36312 </Param>
36313
36314 </Param>
36315
36316 <Param cond="debug_module_label == 0x0E">
36317 <Param type="u" size="1" valtype="avpr_module_select">
36318 <Name>AVPR Processor module select</Name>
36319 <Value>0x00</Value>
36320 </Param>
36321
36322 </Param>
36323
36324 <Param cond="debug_module_label == 0x0F">
36325 <Param type="u" size="1" valtype="dma_module_select">
36326 <Name>NFC DMA module select</Name>
36327 <Value>0x00</Value>
36328 </Param>
36329
36330 </Param>
36331
36332 <Param cond="debug_module_label == 0x10">
36333 <Param type="u" size="1" valtype="aod_gcm_module_select">
36334 <Name>AOD GCM module select</Name>
36335 <Value>0x00</Value>
36336 </Param>
36337
36338 </Param>
36339 </Param>
36340 </Param>
36341
36342 <Param cond="physical_io_label_wl9 == 13">
36343 <Param type="u" size="4" valtype="bt_wakeup_select_wl9" label="bt_wakeup_label_wl9">
36344 <Name>bt wakeup select</Name>
36345 <Default>0x2000A000</Default>
36346 </Param>
36347
36348 <Param cond="(bt_wakeup_label_wl9 &amp; 0x0F000000) == 0x01000000">
36349 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
36350 <Name>Debug_module_select</Name>
36351 <Default>0x07</Default>
36352 <Desc>Select the BT:Debug Module</Desc>
36353 </Param>
36354 <Param cond="debug_module_label == 0x01">
36355 <Param type="u" size="1" valtype="mcu_module_select">
36356 <Name>MCU module select</Name>
36357 <Value>0x00</Value>
36358 </Param>
36359
36360 </Param>
36361 <Param cond="debug_module_label == 0x02">
36362 <Param type="u" size="1" valtype="sdio_module_select">
36363 <Name>SDIO module select</Name>
36364 <Value>0x00</Value>
36365 </Param>
36366
36367 </Param>
36368 <Param cond="debug_module_label == 0x03">
36369 <Param type="u" size="1" valtype="dma_module_select">
36370 <Name>HCI DMA module select</Name>
36371 <Value>0x00</Value>
36372 </Param>
36373
36374 </Param>
36375 <Param cond="debug_module_label == 0x04">
36376 <Param type="u" size="1" valtype="ocp_ic_module_select">
36377 <Name>OCP IC module select</Name>
36378 <Value>0x00</Value>
36379 </Param>
36380
36381 </Param>
36382 <Param cond="debug_module_label == 0x05">
36383 <Param type="u" size="1" valtype="uart_module_select">
36384 <Name>UART module select</Name>
36385 <Value>0x00</Value>
36386 </Param>
36387
36388 </Param>
36389 <Param cond="debug_module_label == 0x07">
36390 <Param type="u" size="1" valtype="bluetooth_module_select">
36391 <Name>BLUETOOTH module select</Name>
36392 <Value>0x00</Value>
36393 </Param>
36394
36395 </Param>
36396 <Param cond="debug_module_label == 0x08">
36397 <Param type="u" size="1" valtype="pcmi_module_select">
36398 <Name>PCMI module select</Name>
36399 <Value>0x00</Value>
36400 </Param>
36401
36402 </Param>
36403 <Param cond="debug_module_label == 0x09">
36404 <Param type="u" size="1" valtype="soc_gcm_module_select">
36405 <Name>SOC GCM module select</Name>
36406 <Value>0x00</Value>
36407 </Param>
36408
36409 </Param>
36410 <Param cond="debug_module_label == 0x0A">
36411 <Param type="u" size="1" valtype="aes_module_select">
36412 <Name>AES module select</Name>
36413 <Value>0x00</Value>
36414 </Param>
36415
36416 </Param>
36417 <Param cond="debug_module_label == 0x0B">
36418 <Param type="u" size="1" valtype="ble_phyif_module_select">
36419 <Name>BLE_PHYIF module select</Name>
36420 <Value>0x00</Value>
36421 </Param>
36422
36423 </Param>
36424 <Param cond="debug_module_label == 0x0C">
36425 <Param type="u" size="1" valtype="dma_module_select">
36426 <Name>BLE DMA module select</Name>
36427 <Value>0x00</Value>
36428 </Param>
36429
36430 </Param>
36431
36432 <Param cond="debug_module_label == 0x0D">
36433 <Param type="u" size="1" valtype="dma_module_select">
36434 <Name>AVPR DMA module select</Name>
36435 <Value>0x00</Value>
36436 </Param>
36437
36438 </Param>
36439
36440 <Param cond="debug_module_label == 0x0E">
36441 <Param type="u" size="1" valtype="avpr_module_select">
36442 <Name>AVPR Processor module select</Name>
36443 <Value>0x00</Value>
36444 </Param>
36445
36446 </Param>
36447
36448 <Param cond="debug_module_label == 0x0F">
36449 <Param type="u" size="1" valtype="dma_module_select">
36450 <Name>NFC DMA module select</Name>
36451 <Value>0x00</Value>
36452 </Param>
36453
36454 </Param>
36455
36456 <Param cond="debug_module_label == 0x10">
36457 <Param type="u" size="1" valtype="aod_gcm_module_select">
36458 <Name>AOD GCM module select</Name>
36459 <Value>0x00</Value>
36460 </Param>
36461
36462 </Param>
36463
36464 </Param>
36465 </Param>
36466
36467 <Param cond="physical_io_label_wl9 == 14">
36468 <Param type="u" size="4" valtype="bt_uart_debug_select_wl9" label="bt_uart_debug_label_wl9">
36469 <Name>bt uart debug select</Name>
36470 <Default>0x3000B000</Default>
36471 </Param>
36472
36473 <Param cond="(bt_uart_debug_label_wl9 &amp; 0x0F000000) == 0x01000000">
36474 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
36475 <Name>Debug_module_select</Name>
36476 <Default>0x07</Default>
36477 <Desc>Select the BT:Debug Module</Desc>
36478 </Param>
36479 <Param cond="debug_module_label == 0x01">
36480 <Param type="u" size="1" valtype="mcu_module_select">
36481 <Name>MCU module select</Name>
36482 <Value>0x00</Value>
36483 </Param>
36484
36485 </Param>
36486 <Param cond="debug_module_label == 0x02">
36487 <Param type="u" size="1" valtype="sdio_module_select">
36488 <Name>SDIO module select</Name>
36489 <Value>0x00</Value>
36490 </Param>
36491
36492 </Param>
36493 <Param cond="debug_module_label == 0x03">
36494 <Param type="u" size="1" valtype="dma_module_select">
36495 <Name>HCI DMA module select</Name>
36496 <Value>0x00</Value>
36497 </Param>
36498
36499 </Param>
36500 <Param cond="debug_module_label == 0x04">
36501 <Param type="u" size="1" valtype="ocp_ic_module_select">
36502 <Name>OCP IC module select</Name>
36503 <Value>0x00</Value>
36504 </Param>
36505
36506 </Param>
36507 <Param cond="debug_module_label == 0x05">
36508 <Param type="u" size="1" valtype="uart_module_select">
36509 <Name>UART module select</Name>
36510 <Value>0x00</Value>
36511 </Param>
36512
36513 </Param>
36514 <Param cond="debug_module_label == 0x07">
36515 <Param type="u" size="1" valtype="bluetooth_module_select">
36516 <Name>BLUETOOTH module select</Name>
36517 <Value>0x00</Value>
36518 </Param>
36519
36520 </Param>
36521 <Param cond="debug_module_label == 0x08">
36522 <Param type="u" size="1" valtype="pcmi_module_select">
36523 <Name>PCMI module select</Name>
36524 <Value>0x00</Value>
36525 </Param>
36526
36527 </Param>
36528 <Param cond="debug_module_label == 0x09">
36529 <Param type="u" size="1" valtype="soc_gcm_module_select">
36530 <Name>SOC GCM module select</Name>
36531 <Value>0x00</Value>
36532 </Param>
36533
36534 </Param>
36535 <Param cond="debug_module_label == 0x0A">
36536 <Param type="u" size="1" valtype="aes_module_select">
36537 <Name>AES module select</Name>
36538 <Value>0x00</Value>
36539 </Param>
36540
36541 </Param>
36542 <Param cond="debug_module_label == 0x0B">
36543 <Param type="u" size="1" valtype="ble_phyif_module_select">
36544 <Name>BLE_PHYIF module select</Name>
36545 <Value>0x00</Value>
36546 </Param>
36547
36548 </Param>
36549 <Param cond="debug_module_label == 0x0C">
36550 <Param type="u" size="1" valtype="dma_module_select">
36551 <Name>BLE DMA module select</Name>
36552 <Value>0x00</Value>
36553 </Param>
36554
36555 </Param>
36556
36557 <Param cond="debug_module_label == 0x0D">
36558 <Param type="u" size="1" valtype="dma_module_select">
36559 <Name>AVPR DMA module select</Name>
36560 <Value>0x00</Value>
36561 </Param>
36562
36563 </Param>
36564
36565 <Param cond="debug_module_label == 0x0E">
36566 <Param type="u" size="1" valtype="avpr_module_select">
36567 <Name>AVPR Processor module select</Name>
36568 <Value>0x00</Value>
36569 </Param>
36570
36571 </Param>
36572
36573 <Param cond="debug_module_label == 0x0F">
36574 <Param type="u" size="1" valtype="dma_module_select">
36575 <Name>NFC DMA module select</Name>
36576 <Value>0x00</Value>
36577 </Param>
36578
36579 </Param>
36580
36581 <Param cond="debug_module_label == 0x10">
36582 <Param type="u" size="1" valtype="aod_gcm_module_select">
36583 <Name>AOD GCM module select</Name>
36584 <Value>0x00</Value>
36585 </Param>
36586
36587 </Param>
36588
36589 </Param>
36590 </Param>
36591
36592
36593 <Param cond="physical_io_label_wl9 == 15">
36594 <Param type="u" size="4" valtype="gpio_1_select_wl9" label="gpio_1_label_wl9">
36595 <Name>gpio_1 select</Name>
36596 <Default>0x4000C008</Default>
36597 </Param>
36598
36599 <Param cond="(gpio_1_label_wl9 &amp; 0x0F000000) == 0x01000000">
36600 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
36601 <Name>Debug_module_select</Name>
36602 <Default>0x07</Default>
36603 <Desc>Select the BT:Debug Module</Desc>
36604 </Param>
36605
36606
36607 <Param cond="debug_module_label == 0x01">
36608 <Param type="u" size="1" valtype="mcu_module_select">
36609 <Name>MCU module select</Name>
36610 <Value>0x00</Value>
36611 </Param>
36612
36613 </Param>
36614 <Param cond="debug_module_label == 0x02">
36615 <Param type="u" size="1" valtype="sdio_module_select">
36616 <Name>SDIO module select</Name>
36617 <Value>0x00</Value>
36618 </Param>
36619
36620 </Param>
36621 <Param cond="debug_module_label == 0x03">
36622 <Param type="u" size="1" valtype="dma_module_select">
36623 <Name>HCI DMA module select</Name>
36624 <Value>0x00</Value>
36625 </Param>
36626
36627 </Param>
36628 <Param cond="debug_module_label == 0x04">
36629 <Param type="u" size="1" valtype="ocp_ic_module_select">
36630 <Name>OCP IC module select</Name>
36631 <Value>0x00</Value>
36632 </Param>
36633
36634 </Param>
36635 <Param cond="debug_module_label == 0x05">
36636 <Param type="u" size="1" valtype="uart_module_select">
36637 <Name>UART module select</Name>
36638 <Value>0x00</Value>
36639 </Param>
36640
36641 </Param>
36642 <Param cond="debug_module_label == 0x07">
36643 <Param type="u" size="1" valtype="bluetooth_module_select">
36644 <Name>BLUETOOTH module select</Name>
36645 <Value>0x00</Value>
36646 </Param>
36647
36648 </Param>
36649 <Param cond="debug_module_label == 0x08">
36650 <Param type="u" size="1" valtype="pcmi_module_select">
36651 <Name>PCMI module select</Name>
36652 <Value>0x00</Value>
36653 </Param>
36654
36655 </Param>
36656 <Param cond="debug_module_label == 0x09">
36657 <Param type="u" size="1" valtype="soc_gcm_module_select">
36658 <Name>SOC GCM module select</Name>
36659 <Value>0x00</Value>
36660 </Param>
36661
36662 </Param>
36663 <Param cond="debug_module_label == 0x0A">
36664 <Param type="u" size="1" valtype="aes_module_select">
36665 <Name>AES module select</Name>
36666 <Value>0x00</Value>
36667 </Param>
36668
36669 </Param>
36670 <Param cond="debug_module_label == 0x0B">
36671 <Param type="u" size="1" valtype="ble_phyif_module_select">
36672 <Name>BLE_PHYIF module select</Name>
36673 <Value>0x00</Value>
36674 </Param>
36675
36676 </Param>
36677 <Param cond="debug_module_label == 0x0C">
36678 <Param type="u" size="1" valtype="dma_module_select">
36679 <Name>BLE DMA module select</Name>
36680 <Value>0x00</Value>
36681 </Param>
36682
36683 </Param>
36684
36685 <Param cond="debug_module_label == 0x0D">
36686 <Param type="u" size="1" valtype="dma_module_select">
36687 <Name>AVPR DMA module select</Name>
36688 <Value>0x00</Value>
36689 </Param>
36690
36691 </Param>
36692
36693 <Param cond="debug_module_label == 0x0E">
36694 <Param type="u" size="1" valtype="avpr_module_select">
36695 <Name>AVPR Processor module select</Name>
36696 <Value>0x00</Value>
36697 </Param>
36698
36699 </Param>
36700
36701 <Param cond="debug_module_label == 0x0F">
36702 <Param type="u" size="1" valtype="dma_module_select">
36703 <Name>NFC DMA module select</Name>
36704 <Value>0x00</Value>
36705 </Param>
36706
36707 </Param>
36708
36709 <Param cond="debug_module_label == 0x10">
36710 <Param type="u" size="1" valtype="aod_gcm_module_select">
36711 <Name>AOD GCM module select</Name>
36712 <Value>0x00</Value>
36713 </Param>
36714
36715 </Param>
36716 </Param>
36717
36718 </Param>
36719
36720 <Param cond="physical_io_label_wl9 == 16">
36721 <Param type="u" size="4" valtype="gpio_2_select_wl9" label="gpio_2_label_wl9">
36722 <Name>gpio_2 select</Name>
36723 <Default>0x5000D008</Default>
36724 </Param>
36725 <Param cond="(gpio_2_label_wl9 &amp; 0x0F000000) == 0x01000000">
36726 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
36727 <Name>Debug_module_select</Name>
36728 <Default>0x07</Default>
36729 <Desc>Select the BT:Debug Module</Desc>
36730 </Param>
36731
36732 <Param cond="debug_module_label == 0x01">
36733 <Param type="u" size="1" valtype="mcu_module_select">
36734 <Name>MCU module select</Name>
36735 <Value>0x00</Value>
36736 </Param>
36737
36738 </Param>
36739 <Param cond="debug_module_label == 0x02">
36740 <Param type="u" size="1" valtype="sdio_module_select">
36741 <Name>SDIO module select</Name>
36742 <Value>0x00</Value>
36743 </Param>
36744
36745 </Param>
36746 <Param cond="debug_module_label == 0x03">
36747 <Param type="u" size="1" valtype="dma_module_select">
36748 <Name>HCI DMA module select</Name>
36749 <Value>0x00</Value>
36750 </Param>
36751
36752 </Param>
36753 <Param cond="debug_module_label == 0x04">
36754 <Param type="u" size="1" valtype="ocp_ic_module_select">
36755 <Name>OCP IC module select</Name>
36756 <Value>0x00</Value>
36757 </Param>
36758
36759 </Param>
36760 <Param cond="debug_module_label == 0x05">
36761 <Param type="u" size="1" valtype="uart_module_select">
36762 <Name>UART module select</Name>
36763 <Value>0x00</Value>
36764 </Param>
36765
36766 </Param>
36767 <Param cond="debug_module_label == 0x07">
36768 <Param type="u" size="1" valtype="bluetooth_module_select">
36769 <Name>BLUETOOTH module select</Name>
36770 <Value>0x00</Value>
36771 </Param>
36772
36773 </Param>
36774 <Param cond="debug_module_label == 0x08">
36775 <Param type="u" size="1" valtype="pcmi_module_select">
36776 <Name>PCMI module select</Name>
36777 <Value>0x00</Value>
36778 </Param>
36779
36780 </Param>
36781 <Param cond="debug_module_label == 0x09">
36782 <Param type="u" size="1" valtype="soc_gcm_module_select">
36783 <Name>SOC GCM module select</Name>
36784 <Value>0x00</Value>
36785 </Param>
36786
36787 </Param>
36788 <Param cond="debug_module_label == 0x0A">
36789 <Param type="u" size="1" valtype="aes_module_select">
36790 <Name>AES module select</Name>
36791 <Value>0x00</Value>
36792 </Param>
36793
36794 </Param>
36795 <Param cond="debug_module_label == 0x0B">
36796 <Param type="u" size="1" valtype="ble_phyif_module_select">
36797 <Name>BLE_PHYIF module select</Name>
36798 <Value>0x00</Value>
36799 </Param>
36800
36801 </Param>
36802 <Param cond="debug_module_label == 0x0C">
36803 <Param type="u" size="1" valtype="dma_module_select">
36804 <Name>BLE DMA module select</Name>
36805 <Value>0x00</Value>
36806 </Param>
36807
36808 </Param>
36809
36810 <Param cond="debug_module_label == 0x0D">
36811 <Param type="u" size="1" valtype="dma_module_select">
36812 <Name>AVPR DMA module select</Name>
36813 <Value>0x00</Value>
36814 </Param>
36815
36816 </Param>
36817
36818 <Param cond="debug_module_label == 0x0E">
36819 <Param type="u" size="1" valtype="avpr_module_select">
36820 <Name>AVPR Processor module select</Name>
36821 <Value>0x00</Value>
36822 </Param>
36823
36824 </Param>
36825
36826 <Param cond="debug_module_label == 0x0F">
36827 <Param type="u" size="1" valtype="dma_module_select">
36828 <Name>NFC DMA module select</Name>
36829 <Value>0x00</Value>
36830 </Param>
36831
36832 </Param>
36833
36834 <Param cond="debug_module_label == 0x10">
36835 <Param type="u" size="1" valtype="aod_gcm_module_select">
36836 <Name>AOD GCM module select</Name>
36837 <Value>0x00</Value>
36838 </Param>
36839
36840 </Param>
36841 </Param>
36842
36843 </Param>
36844
36845 <Param cond="physical_io_label_wl9 == 17">
36846 <Param type="u" size="4" valtype="gpio_3_select_wl9" label="gpio_3_label_wl9">
36847 <Name>gpio_3 select</Name>
36848 <Default>0x6000E000</Default>
36849 </Param>
36850 <Param cond="(gpio_3_label_wl9 &amp; 0x0F000000) == 0x01000000">
36851 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
36852 <Name>Debug_module_select</Name>
36853 <Default>0x07</Default>
36854 <Desc>Select the BT:Debug Module</Desc>
36855 </Param>
36856
36857 <Param cond="debug_module_label == 0x01">
36858 <Param type="u" size="1" valtype="mcu_module_select">
36859 <Name>MCU module select</Name>
36860 <Value>0x00</Value>
36861 </Param>
36862
36863 </Param>
36864 <Param cond="debug_module_label == 0x02">
36865 <Param type="u" size="1" valtype="sdio_module_select">
36866 <Name>SDIO module select</Name>
36867 <Value>0x00</Value>
36868 </Param>
36869
36870 </Param>
36871 <Param cond="debug_module_label == 0x03">
36872 <Param type="u" size="1" valtype="dma_module_select">
36873 <Name>HCI DMA module select</Name>
36874 <Value>0x00</Value>
36875 </Param>
36876
36877 </Param>
36878 <Param cond="debug_module_label == 0x04">
36879 <Param type="u" size="1" valtype="ocp_ic_module_select">
36880 <Name>OCP IC module select</Name>
36881 <Value>0x00</Value>
36882 </Param>
36883
36884 </Param>
36885 <Param cond="debug_module_label == 0x05">
36886 <Param type="u" size="1" valtype="uart_module_select">
36887 <Name>UART module select</Name>
36888 <Value>0x00</Value>
36889 </Param>
36890
36891 </Param>
36892 <Param cond="debug_module_label == 0x07">
36893 <Param type="u" size="1" valtype="bluetooth_module_select">
36894 <Name>BLUETOOTH module select</Name>
36895 <Value>0x00</Value>
36896 </Param>
36897
36898 </Param>
36899 <Param cond="debug_module_label == 0x08">
36900 <Param type="u" size="1" valtype="pcmi_module_select">
36901 <Name>PCMI module select</Name>
36902 <Value>0x00</Value>
36903 </Param>
36904
36905 </Param>
36906 <Param cond="debug_module_label == 0x09">
36907 <Param type="u" size="1" valtype="soc_gcm_module_select">
36908 <Name>SOC GCM module select</Name>
36909 <Value>0x00</Value>
36910 </Param>
36911
36912 </Param>
36913 <Param cond="debug_module_label == 0x0A">
36914 <Param type="u" size="1" valtype="aes_module_select">
36915 <Name>AES module select</Name>
36916 <Value>0x00</Value>
36917 </Param>
36918
36919 </Param>
36920 <Param cond="debug_module_label == 0x0B">
36921 <Param type="u" size="1" valtype="ble_phyif_module_select">
36922 <Name>BLE_PHYIF module select</Name>
36923 <Value>0x00</Value>
36924 </Param>
36925
36926 </Param>
36927 <Param cond="debug_module_label == 0x0C">
36928 <Param type="u" size="1" valtype="dma_module_select">
36929 <Name>BLE DMA module select</Name>
36930 <Value>0x00</Value>
36931 </Param>
36932
36933 </Param>
36934
36935 <Param cond="debug_module_label == 0x0D">
36936 <Param type="u" size="1" valtype="dma_module_select">
36937 <Name>AVPR DMA module select</Name>
36938 <Value>0x00</Value>
36939 </Param>
36940
36941 </Param>
36942
36943 <Param cond="debug_module_label == 0x0E">
36944 <Param type="u" size="1" valtype="avpr_module_select">
36945 <Name>AVPR Processor module select</Name>
36946 <Value>0x00</Value>
36947 </Param>
36948
36949 </Param>
36950
36951 <Param cond="debug_module_label == 0x0F">
36952 <Param type="u" size="1" valtype="dma_module_select">
36953 <Name>NFC DMA module select</Name>
36954 <Value>0x00</Value>
36955 </Param>
36956
36957 </Param>
36958
36959 <Param cond="debug_module_label == 0x10">
36960 <Param type="u" size="1" valtype="aod_gcm_module_select">
36961 <Name>AOD GCM module select</Name>
36962 <Value>0x00</Value>
36963 </Param>
36964
36965 </Param>
36966
36967 </Param>
36968
36969 </Param>
36970
36971 <Param cond="physical_io_label_wl9 == 18">
36972 <Param type="u" size="4" valtype="gpio_4_select_wl9" label="gpio_4_label_wl9">
36973 <Name>gpio_4 select</Name>
36974 <Default>0x7000F000</Default>
36975 </Param>
36976 <Param cond="(gpio_4_label_wl9 &amp; 0x0F000000) == 0x01000000">
36977 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
36978 <Name>Debug_module_select</Name>
36979 <Default>0x07</Default>
36980 <Desc>Select the BT:Debug Module</Desc>
36981 </Param>
36982
36983 <Param cond="debug_module_label == 0x01">
36984 <Param type="u" size="1" valtype="mcu_module_select">
36985 <Name>MCU module select</Name>
36986 <Value>0x00</Value>
36987 </Param>
36988
36989 </Param>
36990 <Param cond="debug_module_label == 0x02">
36991 <Param type="u" size="1" valtype="sdio_module_select">
36992 <Name>SDIO module select</Name>
36993 <Value>0x00</Value>
36994 </Param>
36995
36996 </Param>
36997 <Param cond="debug_module_label == 0x03">
36998 <Param type="u" size="1" valtype="dma_module_select">
36999 <Name>HCI DMA module select</Name>
37000 <Value>0x00</Value>
37001 </Param>
37002
37003 </Param>
37004 <Param cond="debug_module_label == 0x04">
37005 <Param type="u" size="1" valtype="ocp_ic_module_select">
37006 <Name>OCP IC module select</Name>
37007 <Value>0x00</Value>
37008 </Param>
37009
37010 </Param>
37011 <Param cond="debug_module_label == 0x05">
37012 <Param type="u" size="1" valtype="uart_module_select">
37013 <Name>UART module select</Name>
37014 <Value>0x00</Value>
37015 </Param>
37016
37017 </Param>
37018 <Param cond="debug_module_label == 0x07">
37019 <Param type="u" size="1" valtype="bluetooth_module_select">
37020 <Name>BLUETOOTH module select</Name>
37021 <Value>0x00</Value>
37022 </Param>
37023
37024 </Param>
37025 <Param cond="debug_module_label == 0x08">
37026 <Param type="u" size="1" valtype="pcmi_module_select">
37027 <Name>PCMI module select</Name>
37028 <Value>0x00</Value>
37029 </Param>
37030
37031 </Param>
37032 <Param cond="debug_module_label == 0x09">
37033 <Param type="u" size="1" valtype="soc_gcm_module_select">
37034 <Name>SOC GCM module select</Name>
37035 <Value>0x00</Value>
37036 </Param>
37037
37038 </Param>
37039 <Param cond="debug_module_label == 0x0A">
37040 <Param type="u" size="1" valtype="aes_module_select">
37041 <Name>AES module select</Name>
37042 <Value>0x00</Value>
37043 </Param>
37044
37045 </Param>
37046 <Param cond="debug_module_label == 0x0B">
37047 <Param type="u" size="1" valtype="ble_phyif_module_select">
37048 <Name>BLE_PHYIF module select</Name>
37049 <Value>0x00</Value>
37050 </Param>
37051
37052 </Param>
37053 <Param cond="debug_module_label == 0x0C">
37054 <Param type="u" size="1" valtype="dma_module_select">
37055 <Name>BLE DMA module select</Name>
37056 <Value>0x00</Value>
37057 </Param>
37058
37059 </Param>
37060
37061 <Param cond="debug_module_label == 0x0D">
37062 <Param type="u" size="1" valtype="dma_module_select">
37063 <Name>AVPR DMA module select</Name>
37064 <Value>0x00</Value>
37065 </Param>
37066
37067 </Param>
37068
37069 <Param cond="debug_module_label == 0x0E">
37070 <Param type="u" size="1" valtype="avpr_module_select">
37071 <Name>AVPR Processor module select</Name>
37072 <Value>0x00</Value>
37073 </Param>
37074
37075 </Param>
37076
37077 <Param cond="debug_module_label == 0x0F">
37078 <Param type="u" size="1" valtype="dma_module_select">
37079 <Name>NFC DMA module select</Name>
37080 <Value>0x00</Value>
37081 </Param>
37082
37083 </Param>
37084
37085 <Param cond="debug_module_label == 0x10">
37086 <Param type="u" size="1" valtype="aod_gcm_module_select">
37087 <Name>AOD GCM module select</Name>
37088 <Value>0x00</Value>
37089 </Param>
37090
37091 </Param>
37092 </Param>
37093
37094 </Param>
37095
37096 <Param cond="physical_io_label_wl9 == 19">
37097 <Param type="u" size="4" valtype="bt_aud_clk_select_wl9" label="bt_aud_clk_label_wl9">
37098 <Name>bt aud clk select</Name>
37099 <Default>0x3000B008</Default>
37100 </Param>
37101
37102 <Param cond="(bt_aud_clk_label_wl9 &amp; 0x0F000000) == 0x01000000">
37103 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
37104 <Name>Debug_module_select</Name>
37105 <Default>0x07</Default>
37106 <Desc>Select the BT:Debug Module</Desc>
37107 </Param>
37108
37109 <Param cond="debug_module_label == 0x01">
37110 <Param type="u" size="1" valtype="mcu_module_select">
37111 <Name>MCU module select</Name>
37112 <Value>0x00</Value>
37113 </Param>
37114
37115 </Param>
37116 <Param cond="debug_module_label == 0x02">
37117 <Param type="u" size="1" valtype="sdio_module_select">
37118 <Name>SDIO module select</Name>
37119 <Value>0x00</Value>
37120 </Param>
37121
37122 </Param>
37123 <Param cond="debug_module_label == 0x03">
37124 <Param type="u" size="1" valtype="dma_module_select">
37125 <Name>HCI DMA module select</Name>
37126 <Value>0x00</Value>
37127 </Param>
37128
37129 </Param>
37130 <Param cond="debug_module_label == 0x04">
37131 <Param type="u" size="1" valtype="ocp_ic_module_select">
37132 <Name>OCP IC module select</Name>
37133 <Value>0x00</Value>
37134 </Param>
37135
37136 </Param>
37137 <Param cond="debug_module_label == 0x05">
37138 <Param type="u" size="1" valtype="uart_module_select">
37139 <Name>UART module select</Name>
37140 <Value>0x00</Value>
37141 </Param>
37142
37143 </Param>
37144 <Param cond="debug_module_label == 0x07">
37145 <Param type="u" size="1" valtype="bluetooth_module_select">
37146 <Name>BLUETOOTH module select</Name>
37147 <Value>0x00</Value>
37148 </Param>
37149
37150 </Param>
37151 <Param cond="debug_module_label == 0x08">
37152 <Param type="u" size="1" valtype="pcmi_module_select">
37153 <Name>PCMI module select</Name>
37154 <Value>0x00</Value>
37155 </Param>
37156
37157 </Param>
37158 <Param cond="debug_module_label == 0x09">
37159 <Param type="u" size="1" valtype="soc_gcm_module_select">
37160 <Name>SOC GCM module select</Name>
37161 <Value>0x00</Value>
37162 </Param>
37163
37164 </Param>
37165 <Param cond="debug_module_label == 0x0A">
37166 <Param type="u" size="1" valtype="aes_module_select">
37167 <Name>AES module select</Name>
37168 <Value>0x00</Value>
37169 </Param>
37170
37171 </Param>
37172 <Param cond="debug_module_label == 0x0B">
37173 <Param type="u" size="1" valtype="ble_phyif_module_select">
37174 <Name>BLE_PHYIF module select</Name>
37175 <Value>0x00</Value>
37176 </Param>
37177
37178 </Param>
37179 <Param cond="debug_module_label == 0x0C">
37180 <Param type="u" size="1" valtype="dma_module_select">
37181 <Name>BLE DMA module select</Name>
37182 <Value>0x00</Value>
37183 </Param>
37184
37185 </Param>
37186
37187 <Param cond="debug_module_label == 0x0D">
37188 <Param type="u" size="1" valtype="dma_module_select">
37189 <Name>AVPR DMA module select</Name>
37190 <Value>0x00</Value>
37191 </Param>
37192
37193 </Param>
37194
37195 <Param cond="debug_module_label == 0x0E">
37196 <Param type="u" size="1" valtype="avpr_module_select">
37197 <Name>AVPR Processor module select</Name>
37198 <Value>0x00</Value>
37199 </Param>
37200
37201 </Param>
37202
37203 <Param cond="debug_module_label == 0x0F">
37204 <Param type="u" size="1" valtype="dma_module_select">
37205 <Name>NFC DMA module select</Name>
37206 <Value>0x00</Value>
37207 </Param>
37208
37209 </Param>
37210
37211 <Param cond="debug_module_label == 0x10">
37212 <Param type="u" size="1" valtype="aod_gcm_module_select">
37213 <Name>AOD GCM module select</Name>
37214 <Value>0x00</Value>
37215 </Param>
37216
37217 </Param>
37218
37219 </Param>
37220
37221 </Param>
37222
37223 <Param cond="physical_io_label_wl9 == 20">
37224 <Param type="u" size="4" valtype="bt_aud_fsync_select_wl9" label="bt_aud_fsync_label_wl9">
37225 <Name>bt aud fsync select</Name>
37226 <Default>0x90011008</Default>
37227 </Param>
37228 <Param cond="(bt_aud_fsync_label_wl9 &amp; 0x0F000000) == 0x01000000">
37229 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
37230 <Name>Debug_module_select</Name>
37231 <Default>0x07</Default>
37232 <Desc>Select the BT:Debug Module</Desc>
37233 </Param>
37234
37235 <Param cond="debug_module_label == 0x01">
37236 <Param type="u" size="1" valtype="mcu_module_select">
37237 <Name>MCU module select</Name>
37238 <Value>0x00</Value>
37239 </Param>
37240
37241 </Param>
37242 <Param cond="debug_module_label == 0x02">
37243 <Param type="u" size="1" valtype="sdio_module_select">
37244 <Name>SDIO module select</Name>
37245 <Value>0x00</Value>
37246 </Param>
37247
37248 </Param>
37249 <Param cond="debug_module_label == 0x03">
37250 <Param type="u" size="1" valtype="dma_module_select">
37251 <Name>HCI DMA module select</Name>
37252 <Value>0x00</Value>
37253 </Param>
37254
37255 </Param>
37256 <Param cond="debug_module_label == 0x04">
37257 <Param type="u" size="1" valtype="ocp_ic_module_select">
37258 <Name>OCP IC module select</Name>
37259 <Value>0x00</Value>
37260 </Param>
37261
37262 </Param>
37263 <Param cond="debug_module_label == 0x05">
37264 <Param type="u" size="1" valtype="uart_module_select">
37265 <Name>UART module select</Name>
37266 <Value>0x00</Value>
37267 </Param>
37268
37269 </Param>
37270 <Param cond="debug_module_label == 0x07">
37271 <Param type="u" size="1" valtype="bluetooth_module_select">
37272 <Name>BLUETOOTH module select</Name>
37273 <Value>0x00</Value>
37274 </Param>
37275
37276 </Param>
37277 <Param cond="debug_module_label == 0x08">
37278 <Param type="u" size="1" valtype="pcmi_module_select">
37279 <Name>PCMI module select</Name>
37280 <Value>0x00</Value>
37281 </Param>
37282
37283 </Param>
37284 <Param cond="debug_module_label == 0x09">
37285 <Param type="u" size="1" valtype="soc_gcm_module_select">
37286 <Name>SOC GCM module select</Name>
37287 <Value>0x00</Value>
37288 </Param>
37289
37290 </Param>
37291 <Param cond="debug_module_label == 0x0A">
37292 <Param type="u" size="1" valtype="aes_module_select">
37293 <Name>AES module select</Name>
37294 <Value>0x00</Value>
37295 </Param>
37296
37297 </Param>
37298 <Param cond="debug_module_label == 0x0B">
37299 <Param type="u" size="1" valtype="ble_phyif_module_select">
37300 <Name>BLE_PHYIF module select</Name>
37301 <Value>0x00</Value>
37302 </Param>
37303
37304 </Param>
37305 <Param cond="debug_module_label == 0x0C">
37306 <Param type="u" size="1" valtype="dma_module_select">
37307 <Name>BLE DMA module select</Name>
37308 <Value>0x00</Value>
37309 </Param>
37310
37311 </Param>
37312
37313 <Param cond="debug_module_label == 0x0D">
37314 <Param type="u" size="1" valtype="dma_module_select">
37315 <Name>AVPR DMA module select</Name>
37316 <Value>0x00</Value>
37317 </Param>
37318
37319 </Param>
37320
37321 <Param cond="debug_module_label == 0x0E">
37322 <Param type="u" size="1" valtype="avpr_module_select">
37323 <Name>AVPR Processor module select</Name>
37324 <Value>0x00</Value>
37325 </Param>
37326
37327 </Param>
37328
37329 <Param cond="debug_module_label == 0x0F">
37330 <Param type="u" size="1" valtype="dma_module_select">
37331 <Name>NFC DMA module select</Name>
37332 <Value>0x00</Value>
37333 </Param>
37334
37335 </Param>
37336
37337 <Param cond="debug_module_label == 0x10">
37338 <Param type="u" size="1" valtype="aod_gcm_module_select">
37339 <Name>AOD GCM module select</Name>
37340 <Value>0x00</Value>
37341 </Param>
37342
37343 </Param>
37344 </Param>
37345
37346 </Param>
37347
37348 <Param cond="physical_io_label_wl9 == 21">
37349 <Param type="u" size="4" valtype="bt_aud_in_select_wl9" label="bt_aud_in_label_wl9">
37350 <Name>bt aud in select</Name>
37351 <Default>0xA0000100</Default>
37352 </Param>
37353 <Param cond="(bt_aud_in_label_wl9 &amp; 0x0F000000) == 0x01000000">
37354 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
37355 <Name>Debug_module_select</Name>
37356 <Default>0x07</Default>
37357 <Desc>Select the BT:Debug Module</Desc>
37358 </Param>
37359 <Param cond="debug_module_label == 0x01">
37360 <Param type="u" size="1" valtype="mcu_module_select">
37361 <Name>MCU module select</Name>
37362 <Value>0x00</Value>
37363 </Param>
37364
37365 </Param>
37366 <Param cond="debug_module_label == 0x02">
37367 <Param type="u" size="1" valtype="sdio_module_select">
37368 <Name>SDIO module select</Name>
37369 <Value>0x00</Value>
37370 </Param>
37371
37372 </Param>
37373 <Param cond="debug_module_label == 0x03">
37374 <Param type="u" size="1" valtype="dma_module_select">
37375 <Name>HCI DMA module select</Name>
37376 <Value>0x00</Value>
37377 </Param>
37378
37379 </Param>
37380 <Param cond="debug_module_label == 0x04">
37381 <Param type="u" size="1" valtype="ocp_ic_module_select">
37382 <Name>OCP IC module select</Name>
37383 <Value>0x00</Value>
37384 </Param>
37385
37386 </Param>
37387 <Param cond="debug_module_label == 0x05">
37388 <Param type="u" size="1" valtype="uart_module_select">
37389 <Name>UART module select</Name>
37390 <Value>0x00</Value>
37391 </Param>
37392
37393 </Param>
37394 <Param cond="debug_module_label == 0x07">
37395 <Param type="u" size="1" valtype="bluetooth_module_select">
37396 <Name>BLUETOOTH module select</Name>
37397 <Value>0x00</Value>
37398 </Param>
37399
37400 </Param>
37401 <Param cond="debug_module_label == 0x08">
37402 <Param type="u" size="1" valtype="pcmi_module_select">
37403 <Name>PCMI module select</Name>
37404 <Value>0x00</Value>
37405 </Param>
37406
37407 </Param>
37408 <Param cond="debug_module_label == 0x09">
37409 <Param type="u" size="1" valtype="soc_gcm_module_select">
37410 <Name>SOC GCM module select</Name>
37411 <Value>0x00</Value>
37412 </Param>
37413
37414 </Param>
37415 <Param cond="debug_module_label == 0x0A">
37416 <Param type="u" size="1" valtype="aes_module_select">
37417 <Name>AES module select</Name>
37418 <Value>0x00</Value>
37419 </Param>
37420
37421 </Param>
37422 <Param cond="debug_module_label == 0x0B">
37423 <Param type="u" size="1" valtype="ble_phyif_module_select">
37424 <Name>BLE_PHYIF module select</Name>
37425 <Value>0x00</Value>
37426 </Param>
37427
37428 </Param>
37429 <Param cond="debug_module_label == 0x0C">
37430 <Param type="u" size="1" valtype="dma_module_select">
37431 <Name>BLE DMA module select</Name>
37432 <Value>0x00</Value>
37433 </Param>
37434
37435 </Param>
37436
37437 <Param cond="debug_module_label == 0x0D">
37438 <Param type="u" size="1" valtype="dma_module_select">
37439 <Name>AVPR DMA module select</Name>
37440 <Value>0x00</Value>
37441 </Param>
37442
37443 </Param>
37444
37445 <Param cond="debug_module_label == 0x0E">
37446 <Param type="u" size="1" valtype="avpr_module_select">
37447 <Name>AVPR Processor module select</Name>
37448 <Value>0x00</Value>
37449 </Param>
37450
37451 </Param>
37452
37453 <Param cond="debug_module_label == 0x0F">
37454 <Param type="u" size="1" valtype="dma_module_select">
37455 <Name>NFC DMA module select</Name>
37456 <Value>0x00</Value>
37457 </Param>
37458
37459 </Param>
37460
37461 <Param cond="debug_module_label == 0x10">
37462 <Param type="u" size="1" valtype="aod_gcm_module_select">
37463 <Name>AOD GCM module select</Name>
37464 <Value>0x00</Value>
37465 </Param>
37466
37467 </Param>
37468
37469 </Param>
37470
37471 </Param>
37472
37473 <Param cond="physical_io_label_wl9 == 22">
37474 <Param type="u" size="4" valtype="bt_aud_out_select_wl9" label="bt_aud_out_label_wl9">
37475 <Name>bt aud out select</Name>
37476 <Default>0xA0001100</Default>
37477 </Param>
37478 <Param cond="(bt_aud_out_label_wl9 &amp; 0x0F000000) == 0x01000000">
37479 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
37480 <Name>Debug_module_select</Name>
37481 <Default>0x07</Default>
37482 <Desc>Select the BT:Debug Module</Desc>
37483 </Param>
37484
37485 <Param cond="debug_module_label == 0x01">
37486 <Param type="u" size="1" valtype="mcu_module_select">
37487 <Name>MCU module select</Name>
37488 <Value>0x00</Value>
37489 </Param>
37490
37491 </Param>
37492 <Param cond="debug_module_label == 0x02">
37493 <Param type="u" size="1" valtype="sdio_module_select">
37494 <Name>SDIO module select</Name>
37495 <Value>0x00</Value>
37496 </Param>
37497
37498 </Param>
37499 <Param cond="debug_module_label == 0x03">
37500 <Param type="u" size="1" valtype="dma_module_select">
37501 <Name>HCI DMA module select</Name>
37502 <Value>0x00</Value>
37503 </Param>
37504
37505 </Param>
37506 <Param cond="debug_module_label == 0x04">
37507 <Param type="u" size="1" valtype="ocp_ic_module_select">
37508 <Name>OCP IC module select</Name>
37509 <Value>0x00</Value>
37510 </Param>
37511
37512 </Param>
37513 <Param cond="debug_module_label == 0x05">
37514 <Param type="u" size="1" valtype="uart_module_select">
37515 <Name>UART module select</Name>
37516 <Value>0x00</Value>
37517 </Param>
37518
37519 </Param>
37520 <Param cond="debug_module_label == 0x07">
37521 <Param type="u" size="1" valtype="bluetooth_module_select">
37522 <Name>BLUETOOTH module select</Name>
37523 <Value>0x00</Value>
37524 </Param>
37525
37526 </Param>
37527 <Param cond="debug_module_label == 0x08">
37528 <Param type="u" size="1" valtype="pcmi_module_select">
37529 <Name>PCMI module select</Name>
37530 <Value>0x00</Value>
37531 </Param>
37532
37533 </Param>
37534 <Param cond="debug_module_label == 0x09">
37535 <Param type="u" size="1" valtype="soc_gcm_module_select">
37536 <Name>SOC GCM module select</Name>
37537 <Value>0x00</Value>
37538 </Param>
37539
37540 </Param>
37541 <Param cond="debug_module_label == 0x0A">
37542 <Param type="u" size="1" valtype="aes_module_select">
37543 <Name>AES module select</Name>
37544 <Value>0x00</Value>
37545 </Param>
37546
37547 </Param>
37548 <Param cond="debug_module_label == 0x0B">
37549 <Param type="u" size="1" valtype="ble_phyif_module_select">
37550 <Name>BLE_PHYIF module select</Name>
37551 <Value>0x00</Value>
37552 </Param>
37553
37554 </Param>
37555 <Param cond="debug_module_label == 0x0C">
37556 <Param type="u" size="1" valtype="dma_module_select">
37557 <Name>BLE DMA module select</Name>
37558 <Value>0x00</Value>
37559 </Param>
37560
37561 </Param>
37562
37563 <Param cond="debug_module_label == 0x0D">
37564 <Param type="u" size="1" valtype="dma_module_select">
37565 <Name>AVPR DMA module select</Name>
37566 <Value>0x00</Value>
37567 </Param>
37568
37569 </Param>
37570
37571 <Param cond="debug_module_label == 0x0E">
37572 <Param type="u" size="1" valtype="avpr_module_select">
37573 <Name>AVPR Processor module select</Name>
37574 <Value>0x00</Value>
37575 </Param>
37576
37577 </Param>
37578
37579 <Param cond="debug_module_label == 0x0F">
37580 <Param type="u" size="1" valtype="dma_module_select">
37581 <Name>NFC DMA module select</Name>
37582 <Value>0x00</Value>
37583 </Param>
37584
37585 </Param>
37586
37587 <Param cond="debug_module_label == 0x10">
37588 <Param type="u" size="1" valtype="aod_gcm_module_select">
37589 <Name>AOD GCM module select</Name>
37590 <Value>0x00</Value>
37591 </Param>
37592
37593 </Param>
37594 </Param>
37595
37596 </Param>
37597
37598 <Param cond="physical_io_label_wl9 == 31">
37599 <Param type="u" size="4" valtype="uart_lte_rx_select_wl9" label="uart_lte_rx_label_wl9">
37600 <Name>uart lte rx select</Name>
37601 <Default>0x0000000A</Default>
37602 </Param>
37603
37604 </Param>
37605
37606 <Param cond="physical_io_label_wl9 == 63">
37607 <Param type="u" size="4" valtype="wlan_uart_debug_select_wl9" label="wlan_uart_debug_label_wl9">
37608 <Name>wlan uart debug select</Name>
37609 <Default>0x3000B001</Default>
37610 </Param>
37611 <Param cond="(wlan_uart_debug_label_wl9 &amp; 0x0F000000) == 0x01000000">
37612 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
37613 <Name>Debug_module_select</Name>
37614 <Default>0x07</Default>
37615 <Desc>Select the BT:Debug Module</Desc>
37616 </Param>
37617
37618 <Param cond="debug_module_label == 0x01">
37619 <Param type="u" size="1" valtype="mcu_module_select">
37620 <Name>MCU module select</Name>
37621 <Value>0x00</Value>
37622 </Param>
37623
37624 </Param>
37625 <Param cond="debug_module_label == 0x02">
37626 <Param type="u" size="1" valtype="sdio_module_select">
37627 <Name>SDIO module select</Name>
37628 <Value>0x00</Value>
37629 </Param>
37630
37631 </Param>
37632 <Param cond="debug_module_label == 0x03">
37633 <Param type="u" size="1" valtype="dma_module_select">
37634 <Name>HCI DMA module select</Name>
37635 <Value>0x00</Value>
37636 </Param>
37637
37638 </Param>
37639 <Param cond="debug_module_label == 0x04">
37640 <Param type="u" size="1" valtype="ocp_ic_module_select">
37641 <Name>OCP IC module select</Name>
37642 <Value>0x00</Value>
37643 </Param>
37644
37645 </Param>
37646 <Param cond="debug_module_label == 0x05">
37647 <Param type="u" size="1" valtype="uart_module_select">
37648 <Name>UART module select</Name>
37649 <Value>0x00</Value>
37650 </Param>
37651
37652 </Param>
37653 <Param cond="debug_module_label == 0x07">
37654 <Param type="u" size="1" valtype="bluetooth_module_select">
37655 <Name>BLUETOOTH module select</Name>
37656 <Value>0x00</Value>
37657 </Param>
37658
37659 </Param>
37660 <Param cond="debug_module_label == 0x08">
37661 <Param type="u" size="1" valtype="pcmi_module_select">
37662 <Name>PCMI module select</Name>
37663 <Value>0x00</Value>
37664 </Param>
37665
37666 </Param>
37667 <Param cond="debug_module_label == 0x09">
37668 <Param type="u" size="1" valtype="soc_gcm_module_select">
37669 <Name>SOC GCM module select</Name>
37670 <Value>0x00</Value>
37671 </Param>
37672
37673 </Param>
37674 <Param cond="debug_module_label == 0x0A">
37675 <Param type="u" size="1" valtype="aes_module_select">
37676 <Name>AES module select</Name>
37677 <Value>0x00</Value>
37678 </Param>
37679
37680 </Param>
37681 <Param cond="debug_module_label == 0x0B">
37682 <Param type="u" size="1" valtype="ble_phyif_module_select">
37683 <Name>BLE_PHYIF module select</Name>
37684 <Value>0x00</Value>
37685 </Param>
37686
37687 </Param>
37688 <Param cond="debug_module_label == 0x0C">
37689 <Param type="u" size="1" valtype="dma_module_select">
37690 <Name>BLE DMA module select</Name>
37691 <Value>0x00</Value>
37692 </Param>
37693
37694 </Param>
37695
37696 <Param cond="debug_module_label == 0x0D">
37697 <Param type="u" size="1" valtype="dma_module_select">
37698 <Name>AVPR DMA module select</Name>
37699 <Value>0x00</Value>
37700 </Param>
37701
37702 </Param>
37703
37704 <Param cond="debug_module_label == 0x0E">
37705 <Param type="u" size="1" valtype="avpr_module_select">
37706 <Name>AVPR Processor module select</Name>
37707 <Value>0x00</Value>
37708 </Param>
37709
37710 </Param>
37711
37712 <Param cond="debug_module_label == 0x0F">
37713 <Param type="u" size="1" valtype="dma_module_select">
37714 <Name>NFC DMA module select</Name>
37715 <Value>0x00</Value>
37716 </Param>
37717
37718 </Param>
37719
37720 <Param cond="debug_module_label == 0x10">
37721 <Param type="u" size="1" valtype="aod_gcm_module_select">
37722 <Name>AOD GCM module select</Name>
37723 <Value>0x00</Value>
37724 </Param>
37725
37726 </Param>
37727
37728 </Param>
37729
37730 </Param>
37731
37732 <Param cond="physical_io_label_wl9 == 70">
37733 <Param type="u" size="4" valtype="wlan_rs232_tx_select_wl9" label="wlan_rs232_tx_label_wl9">
37734 <Name>wlan rs232 tx select</Name>
37735 <Default>0x4000C008</Default>
37736 </Param>
37737 <Param cond="(wlan_rs232_tx_label_wl9 &amp; 0x0F000000) == 0x01000000">
37738 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
37739 <Name>Debug_module_select</Name>
37740 <Default>0x07</Default>
37741 <Desc>Select the BT:Debug Module</Desc>
37742 </Param>
37743
37744 <Param cond="debug_module_label == 0x01">
37745 <Param type="u" size="1" valtype="mcu_module_select">
37746 <Name>MCU module select</Name>
37747 <Value>0x00</Value>
37748 </Param>
37749
37750 </Param>
37751 <Param cond="debug_module_label == 0x02">
37752 <Param type="u" size="1" valtype="sdio_module_select">
37753 <Name>SDIO module select</Name>
37754 <Value>0x00</Value>
37755 </Param>
37756
37757 </Param>
37758 <Param cond="debug_module_label == 0x03">
37759 <Param type="u" size="1" valtype="dma_module_select">
37760 <Name>HCI DMA module select</Name>
37761 <Value>0x00</Value>
37762 </Param>
37763
37764 </Param>
37765 <Param cond="debug_module_label == 0x04">
37766 <Param type="u" size="1" valtype="ocp_ic_module_select">
37767 <Name>OCP IC module select</Name>
37768 <Value>0x00</Value>
37769 </Param>
37770
37771 </Param>
37772 <Param cond="debug_module_label == 0x05">
37773 <Param type="u" size="1" valtype="uart_module_select">
37774 <Name>UART module select</Name>
37775 <Value>0x00</Value>
37776 </Param>
37777
37778 </Param>
37779 <Param cond="debug_module_label == 0x07">
37780 <Param type="u" size="1" valtype="bluetooth_module_select">
37781 <Name>BLUETOOTH module select</Name>
37782 <Value>0x00</Value>
37783 </Param>
37784
37785 </Param>
37786 <Param cond="debug_module_label == 0x08">
37787 <Param type="u" size="1" valtype="pcmi_module_select">
37788 <Name>PCMI module select</Name>
37789 <Value>0x00</Value>
37790 </Param>
37791
37792 </Param>
37793 <Param cond="debug_module_label == 0x09">
37794 <Param type="u" size="1" valtype="soc_gcm_module_select">
37795 <Name>SOC GCM module select</Name>
37796 <Value>0x00</Value>
37797 </Param>
37798
37799 </Param>
37800 <Param cond="debug_module_label == 0x0A">
37801 <Param type="u" size="1" valtype="aes_module_select">
37802 <Name>AES module select</Name>
37803 <Value>0x00</Value>
37804 </Param>
37805
37806 </Param>
37807 <Param cond="debug_module_label == 0x0B">
37808 <Param type="u" size="1" valtype="ble_phyif_module_select">
37809 <Name>BLE_PHYIF module select</Name>
37810 <Value>0x00</Value>
37811 </Param>
37812
37813 </Param>
37814 <Param cond="debug_module_label == 0x0C">
37815 <Param type="u" size="1" valtype="dma_module_select">
37816 <Name>BLE DMA module select</Name>
37817 <Value>0x00</Value>
37818 </Param>
37819
37820 </Param>
37821
37822 <Param cond="debug_module_label == 0x0D">
37823 <Param type="u" size="1" valtype="dma_module_select">
37824 <Name>AVPR DMA module select</Name>
37825 <Value>0x00</Value>
37826 </Param>
37827
37828 </Param>
37829
37830 <Param cond="debug_module_label == 0x0E">
37831 <Param type="u" size="1" valtype="avpr_module_select">
37832 <Name>AVPR Processor module select</Name>
37833 <Value>0x00</Value>
37834 </Param>
37835
37836 </Param>
37837
37838 <Param cond="debug_module_label == 0x0F">
37839 <Param type="u" size="1" valtype="dma_module_select">
37840 <Name>NFC DMA module select</Name>
37841 <Value>0x00</Value>
37842 </Param>
37843
37844 </Param>
37845
37846 <Param cond="debug_module_label == 0x10">
37847 <Param type="u" size="1" valtype="aod_gcm_module_select">
37848 <Name>AOD GCM module select</Name>
37849 <Value>0x00</Value>
37850 </Param>
37851
37852 </Param>
37853 </Param>
37854
37855 </Param>
37856
37857 <Param cond="physical_io_label_wl9 == 71">
37858 <Param type="u" size="4" valtype="wlan_rs232_rx_select_wl9" label="wlan_rs232_rx_label_wl9">
37859 <Name>wlan rs232 rx select</Name>
37860 <Default>0x5000D008</Default>
37861 </Param>
37862 <Param cond="(wlan_rs232_rx_label_wl9 &amp; 0x0F000000) == 0x01000000">
37863 <Param type="u" size="1" valtype="debug_module_select" label="debug_module_label">
37864 <Name>Debug_module_select</Name>
37865 <Default>0x07</Default>
37866 <Desc>Select the BT:Debug Module</Desc>
37867 </Param>
37868
37869 <Param cond="debug_module_label == 0x01">
37870 <Param type="u" size="1" valtype="mcu_module_select">
37871 <Name>MCU module select</Name>
37872 <Value>0x00</Value>
37873 </Param>
37874
37875 </Param>
37876 <Param cond="debug_module_label == 0x02">
37877 <Param type="u" size="1" valtype="sdio_module_select">
37878 <Name>SDIO module select</Name>
37879 <Value>0x00</Value>
37880 </Param>
37881
37882 </Param>
37883 <Param cond="debug_module_label == 0x03">
37884 <Param type="u" size="1" valtype="dma_module_select">
37885 <Name>HCI DMA module select</Name>
37886 <Value>0x00</Value>
37887 </Param>
37888
37889 </Param>
37890 <Param cond="debug_module_label == 0x04">
37891 <Param type="u" size="1" valtype="ocp_ic_module_select">
37892 <Name>OCP IC module select</Name>
37893 <Value>0x00</Value>
37894 </Param>
37895
37896 </Param>
37897 <Param cond="debug_module_label == 0x05">
37898 <Param type="u" size="1" valtype="uart_module_select">
37899 <Name>UART module select</Name>
37900 <Value>0x00</Value>
37901 </Param>
37902
37903 </Param>
37904 <Param cond="debug_module_label == 0x07">
37905 <Param type="u" size="1" valtype="bluetooth_module_select">
37906 <Name>BLUETOOTH module select</Name>
37907 <Value>0x00</Value>
37908 </Param>
37909
37910 </Param>
37911 <Param cond="debug_module_label == 0x08">
37912 <Param type="u" size="1" valtype="pcmi_module_select">
37913 <Name>PCMI module select</Name>
37914 <Value>0x00</Value>
37915 </Param>
37916
37917 </Param>
37918 <Param cond="debug_module_label == 0x09">
37919 <Param type="u" size="1" valtype="soc_gcm_module_select">
37920 <Name>SOC GCM module select</Name>
37921 <Value>0x00</Value>
37922 </Param>
37923
37924 </Param>
37925 <Param cond="debug_module_label == 0x0A">
37926 <Param type="u" size="1" valtype="aes_module_select">
37927 <Name>AES module select</Name>
37928 <Value>0x00</Value>
37929 </Param>
37930
37931 </Param>
37932 <Param cond="debug_module_label == 0x0B">
37933 <Param type="u" size="1" valtype="ble_phyif_module_select">
37934 <Name>BLE_PHYIF module select</Name>
37935 <Value>0x00</Value>
37936 </Param>
37937
37938 </Param>
37939 <Param cond="debug_module_label == 0x0C">
37940 <Param type="u" size="1" valtype="dma_module_select">
37941 <Name>BLE DMA module select</Name>
37942 <Value>0x00</Value>
37943 </Param>
37944
37945 </Param>
37946
37947 <Param cond="debug_module_label == 0x0D">
37948 <Param type="u" size="1" valtype="dma_module_select">
37949 <Name>AVPR DMA module select</Name>
37950 <Value>0x00</Value>
37951 </Param>
37952
37953 </Param>
37954
37955 <Param cond="debug_module_label == 0x0E">
37956 <Param type="u" size="1" valtype="avpr_module_select">
37957 <Name>AVPR Processor module select</Name>
37958 <Value>0x00</Value>
37959 </Param>
37960
37961 </Param>
37962
37963 <Param cond="debug_module_label == 0x0F">
37964 <Param type="u" size="1" valtype="dma_module_select">
37965 <Name>NFC DMA module select</Name>
37966 <Value>0x00</Value>
37967 </Param>
37968
37969 </Param>
37970
37971 <Param cond="debug_module_label == 0x10">
37972 <Param type="u" size="1" valtype="aod_gcm_module_select">
37973 <Name>AOD GCM module select</Name>
37974 <Value>0x00</Value>
37975 </Param>
37976
37977 </Param>
37978
37979 </Param>
37980
37981 </Param>
37982
37983 <Param cond="physical_io_label_wl9 == 264">
37984 <Param type="u" size="4" valtype="aux_coex_gpio_0_select_wl9" label="aux_coex_gpio_0_label_wl9">
37985 <Name>aux coex gpio 0 select</Name>
37986 <Default>0x0000000A</Default>
37987 </Param>
37988
37989 </Param>
37990
37991 <Param cond="physical_io_label_wl9 == 265">
37992 <Param type="u" size="4" valtype="aux_coex_gpio_1_select_wl9" label="aux_coex_gpio_1_label_wl9">
37993 <Name>aux coex gpio 1 select</Name>
37994 <Default>0x0000000A</Default>
37995 </Param>
37996
37997 </Param>
37998
37999 <Param cond="physical_io_label_wl9 == 266">
38000 <Param type="u" size="4" valtype="aux_coex_gpio_2_select_wl9" label="aux_coex_gpio_2_label_wl9">
38001 <Name>aux coex gpio 2 select</Name>
38002 <Default>0x0000000A</Default>
38003 </Param>
38004
38005 </Param>
38006
38007 <Param cond="physical_io_label_wl9 == 267">
38008 <Param type="u" size="4" valtype="aux_coex_gpio_3_select_wl9" label="aux_coex_gpio_3_label_wl9">
38009 <Name>aux coex gpio 3 select</Name>
38010 <Default>0x0000000A</Default>
38011 </Param>
38012
38013 </Param>
38014
38015
38016 </Param>
38017</Command>
38018
38019<Command name="HCI_Remote_OOB_Extended_Data_Request_Reply" type="sc" opcode="0xFF27">
38020 <Cat>Lisbon</Cat>
38021 <Param type="b" size="6">
38022 <Name>BD Address</Name>
38023 <Default>Bd_Addr</Default>
38024 <Desc />
38025 </Param>
38026 <Param type="x" size="16" prop="r">
38027 <Name>C_P192</Name>
38028 <Default>"00000000000000000000000000000002"</Default>
38029 <Desc>Simple pairing hash C</Desc>
38030 </Param>
38031 <Param type="x" size="16" prop="r">
38032 <Name>R_P192</Name>
38033 <Default>"00000000000000000000000000000001"</Default>
38034 <Desc>Simple pairing Randomizer R</Desc>
38035 </Param>
38036 <Param type="x" size="16" prop="r">
38037 <Name>C_P256</Name>
38038 <Default>"00000000000000000000000000000002"</Default>
38039 <Desc>Simple pairing hash C</Desc>
38040 </Param>
38041 <Param type="x" size="16" prop="r">
38042 <Name>R_P256</Name>
38043 <Default>"00000000000000000000000000000001"</Default>
38044 <Desc>Simple pairing Randomizer R</Desc>
38045 </Param>
38046 <Param type="R">
38047 <Name>HCI_Command_Complete_Event</Name>
38048 </Param>
38049 <Param type="u" size="1" valtype="Status">
38050 <Name>Status</Name>
38051 <Default>0x00</Default>
38052 <Desc>Status</Desc>
38053 </Param>
38054 <Param type="b" size="6">
38055 <Name>BD Address</Name>
38056 <Default>BD_ADDR</Default>
38057 <Desc>BD Address of the Remote involved in simple pairing process</Desc>
38058 </Param>
38059</Command>
38060
38061<Command name="HCI_VS_Read_Local_OOB_Extended_Data" type="sc" opcode="0xFF28">
38062 <Cat>Lisbon</Cat>
38063 <Param type="R">
38064 <Name>HCI_Command_Complete_Event</Name>
38065 </Param>
38066 <Param type="u" size="1" valtype="Status">
38067 <Name>Status</Name>
38068 <Default>0x00</Default>
38069 <Desc>Status</Desc>
38070 </Param>
38071 <Param type="x" size="16" prop="r">
38072 <Name>C_P192</Name>
38073 <Default>"00000000000000000000000000000000"</Default>
38074 <Desc>Simple pairing hash C P192</Desc>
38075 </Param>
38076 <Param type="x" size="16" prop="r">
38077 <Name>R_P192</Name>
38078 <Default>"00000000000000000000000000000000"</Default>
38079 <Desc>Simple pairing Randomizer R P192</Desc>
38080 </Param>
38081 <Param type="x" size="16" prop="r">
38082 <Name>C_P256</Name>
38083 <Default>"00000000000000000000000000000000"</Default>
38084 <Desc>Simple pairing hash C P256</Desc>
38085 </Param>
38086 <Param type="x" size="16" prop="r">
38087 <Name>R_P256</Name>
38088 <Default>"00000000000000000000000000000000"</Default>
38089 <Desc>Simple pairing Randomizer R P256</Desc>
38090 </Param>
38091</Command>
38092<!-- ================================================================== -->
38093<Command name="New Commands" type="gb" />
38094<!-- ================================================================== -->
38095
38096<Command name="HCI_VS_Enable_BT_secure_connection" type="vc" opcode="0xFDEB">
38097 <Param type="o" size="2">
38098 <Name>Opcode</Name>
38099 <Default>0xFDEB</Default>
38100 <Desc>This command enables BT secure connection mode</Desc>
38101 </Param>
38102 <Param type="u" size="1" valtype="secure_connection_command_operation" label="SC_command_operation">
38103 <Name>command_operation</Name>
38104 <Default>00</Default>
38105 <Desc>Defines the purpose of the command. The command can (1) set SC to enable/disable with fixed keys or (2) set general configuration.</Desc>
38106 </Param>
38107 <Param cond="SC_command_operation == 0">
38108 <Param type="u" size="1" valtype="AES_mode">
38109 <Name>secure_mode</Name>
38110 <Default>00</Default>
38111 <Desc>0x0 - BT secure connection is disabled, 0x01 - BT secure connection encryption is enabled, 0x02 - BT secure connection decryption is enabled,0xFF - Don’t Change</Desc>
38112 </Param>
38113 <Param type="u" size="1">
38114 <Name>handle</Name>
38115 <Default>00</Default>
38116 <Desc>Handle of the connection to be encrypted, 0-7 for specific handle, 0xff for not changing the handle</Desc>
38117 </Param>
38118 <Param type="u" size="1">
38119 <Name>Set encryption key</Name>
38120 <Default>00</Default>
38121 <Desc>Copy encryption key to link manager as it was generated from SSP. 0x0-don't copy, 0x1-Copy key to link manager</Desc>
38122 </Param>
38123 <Param type="x" size="16">
38124 <Name>Encryption Key</Name>
38125 <Default>"4C68384139F574D836BCF34E9DFB01BF"</Default>
38126 <Desc>Key to be used by AES encryption</Desc>
38127 </Param>
38128 <Param type="u" size="1" valtype="b0_b1_mode">
38129 <Name>Set b0 mode</Name>
38130 <Default>00</Default>
38131 <Desc>0x0-AES mechanism will manage it automatically, 0x1-copy b0 initial value and handle it in AES mechanism, 0x2-fixed b0</Desc>
38132 </Param>
38133 <Param type="x" size="16">
38134 <Name>b0 vector</Name>
38135 <Default>"4C68384139F574D836BCF34E9DFB01BF"</Default>
38136 <Desc>B0 to be used by AES encryption</Desc>
38137 </Param>
38138 <Param type="u" size="1" valtype="b0_b1_mode">
38139 <Name>Set b1 mode</Name>
38140 <Default>00</Default>
38141 <Desc>0x0-AES mechanism will manage it automatically, 0x1-copy b1 initial value and handle it in AES mechanism, 0x2-fixed b1</Desc>
38142 </Param>
38143 <Param type="x" size="16">
38144 <Name>b1 vector</Name>
38145 <Default>"4C68384139F574D836BCF34E9DFB01BF"</Default>
38146 <Desc>B1 to be used by AES encryption</Desc>
38147 </Param>
38148 </Param>
38149 <Param cond="SC_command_operation == 1">
38150 <Param type="u" size="1" valtype="mic_mode">
38151 <Name>MIC_enable</Name>
38152 <Default>00</Default>
38153 <Desc>0x0 - disable MIC, 0x01 - Enable MIC and include MIC in payload length (debug mode), 0x02 - Enable MIC and exclude MIC in payload length (SPEC definition), 0xFF - don't change</Desc>
38154 </Param>
38155 <Param type="u" size="1">
38156 <Name>Override CRC</Name>
38157 <Default>00</Default>
38158 <Desc>Determine whether MIC effects CRC scheme. 0x00-MIC failure will not effect CRC, 0xFF - don't change, Other-MIC failure will cause to bad CRC</Desc>
38159 </Param>
38160 <Param type="u" size="1">
38161 <Name>Disconnection MIC threshold</Name>
38162 <Default>03</Default>
38163 <Desc>Determine how many MIC failure resulting in disconnection. 0xFF-don't change.</Desc>
38164 </Param>
38165 <Param type="u" size="1">
38166 <Name>fake MIC</Name>
38167 <Default>00</Default>
38168 <Desc>Number of times to fake MIC. 0xFF-don't change.</Desc>
38169 </Param>
38170 </Param>
38171 <Param cond="SC_command_operation == 2">
38172 <Param type="u" size="1" valtype="BT_SECURE_CONNECTION_B0_CONFIGURATION_MASK">
38173 <Name>b0 configuration</Name>
38174 <Default>00</Default>
38175 <Desc></Desc>
38176 </Param>
38177 <Param type="u" size="1" valtype="BT_SECURE_CONNECTION_B1_CONFIGURATION_MASK">
38178 <Name>b1 configuration</Name>
38179 <Default>00</Default>
38180 <Desc></Desc>
38181 </Param>
38182 <Param type="u" size="1">
38183 <Name>Payload Counter Enable</Name>
38184 <Default>00</Default>
38185 <Desc>enable payload counters</Desc>
38186 </Param>
38187 <Param type="x" size="5">
38188 <Name>Payload Counter init value</Name>
38189 <Default>"00000"</Default>
38190 <Desc>Set init value of the payload counters</Desc>
38191 </Param>
38192 </Param>
38193 <Param cond="SC_command_operation == 3">
38194 <Param type="u" size="1">
38195 <Name>Start of packet offset</Name>
38196 <Default>00</Default>
38197 <Desc>Represent the offset from packet timer 0 in which AES mechanism will be triggered. The formula is: time of wakeup=PT0-Start of packet offset</Desc>
38198 </Param>
38199 <Param type="u" size="1">
38200 <Name>Slave tx slot offset</Name>
38201 <Default>00</Default>
38202 <Desc>Represent the offset from Tx slot of a slave in which Tx AES handling will be triggered. The formula is: time of wakeup=Tx slave slot-Slave tx slot offset</Desc>
38203 </Param>
38204 <Param type="u" size="1">
38205 <Name>End of packet margin</Name>
38206 <Default>00</Default>
38207 <Desc>Margin from end of packet triggering.</Desc>
38208 </Param>
38209 </Param>
38210 <Param cond="SC_command_operation == 4">
38211 <Param type="u" size="1">
38212 <Name>Hybrid mode enable</Name>
38213 <Default>00</Default>
38214 <Desc>If enabled then SC pairing will be used for E0 encryption. 0xFF for don't change.</Desc>
38215 </Param>
38216 </Param>
38217 <Param type="R">
38218 <Name>HCI_Command_Complete_Event</Name>
38219 </Param>
38220</Command>
38221
38222
38223<Command name="HCI_VS_Config_Multiple_Slaves" type="vc" opcode="0xFDEC">
38224 <Param type="o" size="2">
38225 <Name>Opcode</Name>
38226 <Default>0xFDEC</Default>
38227 <Desc>This command Configures Bt Multiple Slaves (More than 2) operating mode.</Desc>
38228 </Param>
38229 <Param type="u" size="1" valtype='EnableDisable'>
38230 <Name>Enable Inquiry Scan with max slaves</Name>
38231 <Default>0</Default>
38232 <Desc>Should the device be discoverable with max slaves in connection?</Desc>
38233 </Param>
38234
38235 <Param type="u" size="1">
38236 <Name>Max slave count</Name>
38237 <Default>2</Default>
38238 <Desc>Define the maximum amount of concurrent slaves (2 - 4) </Desc>
38239 </Param>
38240
38241
38242 <Param type="R">
38243 <Name>HCI_Command_Complete_Event</Name>
38244 </Param>
38245</Command>
38246
38247
38248<Command name="HCI_VS_Configure_MWS_Pins" type="vc" opcode="0xFE07">
38249 <Param type="o" size="2">
38250 <Name>Opcode</Name>
38251 <Default>0xFE07</Default>
38252 <Desc>This command configures MWS coex pins</Desc>
38253 </Param>
38254 <Param type="u" size="1" valtype="MWS_Coex_Pin" label="MWS_Coex_Pin_Condition">
38255 <Name>pin_select</Name>
38256 <Default>0xFF</Default>
38257 <Desc>select pin to configure</Desc>
38258 </Param>
38259
38260 <Param cond="MWS_Coex_Pin_Condition==0">
38261 <Param type="u" size="1" valtype="MWS_Coex_RT_UART_TXD_pin_select">
38262 <Name>pad_select</Name>
38263 <Default>0xFF</Default>
38264 <Desc></Desc>
38265 </Param>
38266 </Param>
38267 <Param cond="MWS_Coex_Pin_Condition==1">
38268 <Param type="u" size="1" valtype="MWS_Coex_RT_UART_RXD_pin_select">
38269 <Name>pad_select</Name>
38270 <Default>0xFF</Default>
38271 <Desc></Desc>
38272 </Param>
38273 </Param>
38274 <Param cond="MWS_Coex_Pin_Condition==2">
38275 <Param type="u" size="1" valtype="MWS_Coex_Frame_Sync_input_pad">
38276 <Name>pad_select</Name>
38277 <Default>0xFF</Default>
38278 <Desc></Desc>
38279 </Param>
38280 </Param>
38281 <Param cond="MWS_Coex_Pin_Condition==3">
38282 <Param type="u" size="1" valtype="MWS_TX_pin_select">
38283 <Name>pad_select</Name>
38284 <Default>0xFF</Default>
38285 <Desc></Desc>
38286 </Param>
38287 </Param>
38288 <Param cond="MWS_Coex_Pin_Condition==4">
38289 <Param type="u" size="1" valtype="MWS_ACTIVE_pin_select">
38290 <Name>pad_select</Name>
38291 <Default>0xFF</Default>
38292 <Desc></Desc>
38293 </Param>
38294 </Param>
38295 <Param cond="MWS_Coex_Pin_Condition==5">
38296 <Param type="u" size="1" valtype="MWS_SLEEP_pin_select">
38297 <Name>pad_select</Name>
38298 <Default>0xFF</Default>
38299 <Desc></Desc>
38300 </Param>
38301 </Param>
38302 <Param cond="MWS_Coex_Pin_Condition==6">
38303 <Param type="u" size="1" valtype="BT_TX_pin_select">
38304 <Name>pad_select</Name>
38305 <Default>0xFF</Default>
38306 <Desc></Desc>
38307 </Param>
38308 </Param>
38309 <Param cond="MWS_Coex_Pin_Condition==7">
38310 <Param type="u" size="1" valtype="BT_RX_PRIORITY_pin_select">
38311 <Name>pad_select</Name>
38312 <Default>0xFF</Default>
38313 <Desc></Desc>
38314 </Param>
38315 </Param>
38316 <Param cond="MWS_Coex_Pin_Condition==8">
38317 <Param type="u" size="1" valtype="BT_SLEEP_pin_select">
38318 <Name>pad_select</Name>
38319 <Default>0xFF</Default>
38320 <Desc></Desc>
38321 </Param>
38322 </Param>
38323
38324 <Param cond="MWS_Coex_Pin_Condition==2">
38325 <Param type="u" size="1" valtype="MWS_Coex_Frame_Sync_input_polarity" >
38326 <Name>polarity</Name>
38327 <Default>0xFF</Default>
38328 <Desc> 1 - rising edge is refernce point, 0 - falling edge is refernce point</Desc>
38329 </Param>
38330 </Param>
38331 <Param cond="MWS_Coex_Pin_Condition!=2">
38332 <Param type="u" size="1" valtype="MWS_Coex_activity_polarity" >
38333 <Name>polarity</Name>
38334 <Default>0xFF</Default>
38335 <Desc> 1 - rising edge is refernce point, 0 - falling edge is refernce point</Desc>
38336 </Param>
38337 </Param>
38338
38339 <Param type="u" size="1" >
38340 <Name>RTF select</Name>
38341 <Default>0</Default>
38342 <Desc>RTF (0-5)</Desc>
38343 </Param>
38344 <Param type="u" size="1" >
38345 <Name>RT MSG mask</Name>
38346 <Default>0x0</Default>
38347 <Desc>RT MSG mask - (SIG 3 bit opcode)</Desc>
38348 </Param>
38349 <Param type="u" size="1" >
38350 <Name>RT MSG value</Name>
38351 <Default>0x0</Default>
38352 <Desc>RT MSG value - (SIG 3 bit opcode)</Desc>
38353 </Param>
38354 <Param type="u" size="1" >
38355 <Name>RT MSG bit location</Name>
38356 <Default>3</Default>
38357 <Desc>bit location in RT MSG value</Desc>
38358 </Param>
38359 <Param type="u" size="1" valtype="MWS_Coex_INT_routing_selector">
38360 <Name>INT handler routing</Name>
38361 <Default>2</Default>
38362 <Desc>0 none, 1high priority, 2-low priority</Desc>
38363 </Param>
38364 <Param type="R">
38365 <Name>HCI_Command_Complete_Event</Name>
38366 </Param>
38367</Command>
38368
38369
38370<Command name="HCI_VS_Set_Local_Clock_Dragging_Params" type="vc" opcode="0xFDF2">
38371 <Param type="o" size="2">
38372 <Name>Opcode</Name>
38373 <Default>0xFDF2</Default>
38374 <Desc>This command controls manual shifting of local clock when master</Desc>
38375 </Param>
38376 <Param type="u" size="2">
38377 <Name>enable</Name>
38378 <Default>0</Default>
38379 <Desc>0x0 - no not shift clock, other - shift enables </Desc>
38380 </Param>
38381 <Param type="d" size="2">
38382 <Name>step_size_in_uS</Name>
38383 <Default>4</Default>
38384 <Desc> INT16 steps size in uS </Desc>
38385 </Param>
38386 <Param type="u" size="2">
38387 <Name>PT_for_shift</Name>
38388 <Default>50</Default>
38389 <Desc> UINT16 value of PT for which to target the shift </Desc>
38390 </Param>
38391 <Param type="R">
38392 <Name>HCI_Command_Complete_Event</Name>
38393 </Param>
38394</Command>
38395
38396
38397<Command name="HCI_VS_Set_MWS_Coex_Configuration" type="vc" opcode="0xFDF4">
38398 <Param type="o" size="2">
38399 <Name>Opcode</Name>
38400 <Default>0xFDF4</Default>
38401 <Desc>This command controls MWS coex configuration</Desc>
38402 </Param>
38403 <Param type="u" size="4" valtype="MWS_Coex_enable_Bitmap">
38404 <Name>enable_bitmask</Name>
38405 <Default>0</Default>
38406 <Desc>bit by bit enables
38407 0xFFFF means don't change
38408 </Desc>
38409 </Param>
38410 <Param type="u" size="2" valtype="MWS_Coex_AFH_debug_enable_Bitmap">
38411 <Name>afh_config_mask</Name>
38412 <Default>0</Default>
38413 <Desc> AFH enable mask
38414 0xFFFF means don't change
38415 </Desc>
38416 </Param>
38417
38418 <Param type="d" size="1">
38419 <Name>golden_range_high_rssi</Name>
38420 <Default>-30</Default>
38421 <Desc>golden range high rssi when MWS is on
38422 -128 means don't change
38423 </Desc>
38424 </Param>
38425 <Param type="d" size="1">
38426 <Name>golden_range_low_rssi</Name>
38427 <Default>-50</Default>
38428 <Desc>golden range low rssi when MWS is on
38429 -128 means don't change
38430 </Desc>
38431 </Param>
38432
38433 <Param type="d" size="1">
38434 <Name>mws_fdd_tx_noise_interferer_th</Name>
38435 <Default>-95</Default>
38436 <Desc> the min level MWS TX noise reaches ISM band that is considered an interferer
38437 -128 means don't change
38438 </Desc>
38439 </Param>
38440
38441 <Param type="d" size="1">
38442 <Name>mws_tdd_tx_noise_interferer_th</Name>
38443 <Default>-105</Default>
38444 <Desc> the min level MWS TX noise reaches ISM band that is considered an interferer
38445 -128 means don't change
38446 </Desc>
38447 </Param>
38448
38449 <Param type="u" size="1">
38450 <Name>afh_max_num_of_mws_removed_ch</Name>
38451 <Default>20</Default>
38452 <Desc> maximal channels AFH may remove due to MWS
38453 0xFF means don't change
38454 </Desc>
38455 </Param>
38456
38457 <Param type="u" size="1">
38458 <Name>afh_remove_N_channels_by_IM</Name>
38459 <Default>0</Default>
38460 <Desc> Remove N BT channels from each side of
38461 the center_freq (include) due to Inter Modulation
38462 (limited by afh_max_num_of_mws_removed_ch)</Desc>
38463 </Param>
38464
38465 <Param type="u" size="1">
38466 <Name>max_power_allowed (dBm)</Name>
38467 <Default>1 *2</Default>
38468 <Desc> uses afh_remove_N_channels_by_IM parameter to apply max power on N TX channels
38469 from each side of the center (included).
38470 Insert max_power multiple in two.</Desc>
38471 </Param>
38472
38473 <Param type="R">
38474 <Name>HCI_Command_Complete_Event</Name>
38475 </Param>
38476</Command>
38477
38478<Command name="HCI_Set_MWS_Channel_Params" type="sc" opcode="0x0C6E">
38479 <Param type="o" size="2">
38480 <Name>Opcode</Name>
38481 <Default>0x0C6E</Default>
38482 <Desc>This command notifies BT of MWS channel</Desc>
38483 </Param>
38484 <Param type="u" size="1" valtype="MWS_Channel_Enable">
38485 <Name>MWS Channel Enable</Name>
38486 <Default>0</Default>
38487 <Desc>Enable or disable the MWS channel</Desc>
38488 </Param>
38489 <Param type="d" size="2">
38490 <Name>MWS RX Center Frequency</Name>
38491 <Default>2510</Default>
38492 <Desc>Indicate the center frequency of the MWS device’s and downlink (RX) channels (in MHz)</Desc>
38493 </Param>
38494 <Param type="d" size="2">
38495 <Name>MWS TX Center Frequency</Name>
38496 <Default>2510</Default>
38497 <Desc>Indicate the center frequency of the MWS device’s and uplink (TX) channels (in MHz)</Desc>
38498 </Param>
38499 <Param type="u" size="2" >
38500 <Name>MWS RX Channel Bandwidth</Name>
38501 <Default>1400</Default>
38502 <Desc>channel BW in KHz units </Desc>
38503 </Param>
38504 <Param type="u" size="2">
38505 <Name>MWS TX Channel Bandwidth</Name>
38506 <Default>1400</Default>
38507 <Desc>channel BW in KHz units </Desc>
38508 </Param>
38509 <Param type="u" size="1" valtype="MWS_Coex_channel_type">
38510 <Name>MWS channel type</Name>
38511 <Default>0</Default>
38512 <Desc>LTE-WiMAX-TDD-FDD</Desc>
38513 </Param>
38514 <Param type="R">
38515 <Name>HCI_Command_Complete_Event</Name>
38516 </Param>
38517</Command>
38518
38519<Command name="HCI_Set_External_Frame_Configuration" type="sc" opcode="0x0C6F">
38520 <Param type="o" size="2">
38521 <Name>Opcode</Name>
38522 <Default>0x0C6F</Default>
38523 <Desc>allows the Host to specify a frame configuration
38524 for an external collocated system.</Desc>
38525 </Param>
38526 <Param type="u" size="2" >
38527 <Name>EXT frame duration</Name>
38528 <Default>10000</Default>
38529 <Desc>External frame duration in microseconds</Desc>
38530 </Param>
38531 <Param type="d" size="2" >
38532 <Name>EXT frame sync offset</Name>
38533 <Default>0</Default>
38534 <Desc>the time (in microseconds) from the start of the next MWS
38535 frame to the FRAME_SYNC signal.</Desc>
38536 </Param>
38537 <Param type="u" size="2" >
38538 <Name>EXT frame sync jitter</Name>
38539 <Default>0</Default>
38540 <Desc></Desc>
38541 </Param>
38542 <Param type="u" size="1" label="ext_num_periods">
38543 <Name>EXT num periods</Name>
38544 <Default>0x01</Default>
38545 <Desc>The sum of all uplink,downlink and guardband periods in a frame</Desc>
38546 </Param>
38547 <Param array="ext_num_periods">
38548 <Param type="u" size="2">
38549 <Name>Period Duration</Name>
38550 <Default>0</Default>
38551 <Desc>The duration o each period</Desc>
38552 </Param>
38553 </Param>
38554 <Param array="ext_num_periods">
38555 <Param type="u" size="1" valtype="period_type">
38556 <Name>Period Type</Name>
38557 <Default>0x00</Default>
38558 <Desc>Indicates if the specified period is:
38559 Uplink, Downlink, Bi-Directional or Guard period</Desc>
38560 </Param>
38561 </Param>
38562 <Param type="R">
38563 <Name>HCI_Command_Complete_Event</Name>
38564 </Param>
38565</Command>
38566
38567
38568<Command name="Set_MWS_Transport_Layer" type="sc" opcode="0x0C71">
38569 <Param type="o" size="2">
38570 <Name>Opcode</Name>
38571 <Default>0x0C71</Default>
38572 <Desc>This command configures the realtime UART for MWS coex</Desc>
38573 </Param>
38574 <Param type="u" size="1" valtype="MWS_Coex_RT_UART_mode">
38575 <Name>Trabnsport_Layer </Name>
38576 <Default>2</Default>
38577 <Desc>Mode selector: 0-off, 1-one wire, 2-two wire</Desc>
38578 </Param>
38579 <Param type="u" size="4" >
38580 <Name>To_MWS_Baud_Rate</Name>
38581 <Default>115200</Default>
38582 <Desc>in mode 1 - RX rate, in mode 2 - both RX and TX rate</Desc>
38583 </Param>
38584 <Param type="u" size="4" >
38585 <Name>From_MWS_Baud_Rate</Name>
38586 <Default>115200</Default>
38587 <Desc>in mode 1 - TX rate, in mode 2 - unused</Desc>
38588 </Param>
38589 <Param type="R">
38590 <Name>HCI_Command_Complete_Event</Name>
38591 </Param>
38592</Command>
38593
38594
38595<Command name="HCI_Get_MWS_Transport_Layer_Configuration" type="sc" opcode="0x0C0C">
38596 <Cat>Spec 4.1</Cat>
38597 <Param type="R">
38598 <Name>HCI_Command_Complete_Event</Name>
38599 </Param>
38600 <Param type="u" size="1" valtype="Status">
38601 <Name>Status</Name>
38602 <Default>0x00</Default>
38603 <Desc>Status</Desc>
38604 </Param>
38605 <Param type="u" size="1" label="num_supported_transports">
38606 <Name>Number Of Supported Transports</Name>
38607 <Default>0x01</Default>
38608 <Desc>Number Of Supported Transports by controller</Desc>
38609 </Param>
38610 <Param array="num_supported_transports">
38611 <Param type="u" size="1" valtype="MWS_Coex_RT_UART_mode">
38612 <Name>Transport Layer</Name>
38613 <Default>0x2</Default>
38614 <Desc />
38615 </Param>
38616 </Param>
38617 <Param array="num_supported_transports">
38618 <Param type="u" size="1" label="num_baud_rates">
38619 <Name>Number of Baud rates for each Transport</Name>
38620 <Default>0x6</Default>
38621 <Desc />
38622 </Param>
38623 </Param>
38624 <Param array="6">
38625 <Param type="u" size="4" >
38626 <Name>Baud rates supported (controller->host)</Name>
38627 <Default />
38628 <Desc>Number of Baud rates for each Transport </Desc>
38629 </Param>
38630 </Param>
38631 <Param array="6">
38632 <Param type="u" size="4" >
38633 <Name>Baud rates supported (host->controller)</Name>
38634 <Default />
38635 <Desc>Number of Baud rates for each Transport </Desc>
38636 </Param>
38637 </Param>
38638
38639</Command>
38640
38641<Command name="HCI_VS_Set_MWS_TX_Mask_Params" type="vc" opcode="0xFDF5">
38642 <Param type="o" size="2">
38643 <Name>Opcode</Name>
38644 <Default>0xFDF5</Default>
38645 <Desc>This command notifies BT of MWS TX mask shape</Desc>
38646 </Param>
38647 <Param type="d" size="1" >
38648 <Name>MWS_emission_mask_0Mhz</Name>
38649 <Default>0</Default>
38650 <Desc>MWS emission at 0Mhz from MWS signal edge</Desc>
38651 </Param>
38652 <Param type="d" size="1" >
38653 <Name>MWS_emission_mask_8Mhz</Name>
38654 <Default>0</Default>
38655 <Desc>MWS emission at 8Mhz from MWS signal edge</Desc>
38656 </Param>
38657 <Param type="d" size="1" >
38658 <Name>MWS_emission_mask_16Mhz</Name>
38659 <Default>0</Default>
38660 <Desc>MWS emission at 16Mhz from MWS signal edge</Desc>
38661 </Param>
38662 <Param type="d" size="1" >
38663 <Name>MWS_emission_mask_24Mhz</Name>
38664 <Default>0</Default>
38665 <Desc>MWS emission at 24Mhz from MWS signal edge</Desc>
38666 </Param>
38667 <Param type="d" size="1" >
38668 <Name>MWS_emission_mask_32Mhz</Name>
38669 <Default>0</Default>
38670 <Desc>MWS emission at 32Mhz from MWS signal edge</Desc>
38671 </Param>
38672 <Param type="d" size="1" >
38673 <Name>MWS_emission_mask_40Mhz</Name>
38674 <Default>0</Default>
38675 <Desc>MWS emission at 40Mhz from MWS signal edge</Desc>
38676 </Param>
38677 <Param type="d" size="1" >
38678 <Name>MWS_emission_mask_48Mhz</Name>
38679 <Default>0</Default>
38680 <Desc>MWS emission at 48Mhz from MWS signal edge</Desc>
38681 </Param>
38682 <Param type="d" size="1" >
38683 <Name>MWS_emission_mask_56Mhz</Name>
38684 <Default>0</Default>
38685 <Desc>MWS emission at 56Mhz from MWS signal edge</Desc>
38686 </Param>
38687 <Param type="d" size="1" >
38688 <Name>MWS_emission_mask_64Mhz</Name>
38689 <Default>0</Default>
38690 <Desc>MWS emission at 64Mhz from MWS signal edge</Desc>
38691 </Param>
38692 <Param type="d" size="1" >
38693 <Name>MWS_emission_mask_72Mhz</Name>
38694 <Default>0</Default>
38695 <Desc>MWS emission at 72Mhz from MWS signal edge</Desc>
38696 </Param>
38697 <Param type="d" size="1" >
38698 <Name>MWS_emission_mask_80Mhz</Name>
38699 <Default>0</Default>
38700 <Desc>MWS emission at 80Mhz from MWS signal edge</Desc>
38701 </Param>
38702 <Param type="R">
38703 <Name>HCI_Command_Complete_Event</Name>
38704 </Param>
38705</Command>
38706
38707
38708<Command name="HCI_VS_Set_MWS_TX_Filter" type="vc" opcode="0xFDF6">
38709 <Param type="o" size="2">
38710 <Name>Opcode</Name>
38711 <Default>0xFDF6</Default>
38712 <Desc>This command notifies BT of MWS TX filter shape</Desc>
38713 </Param>
38714 <Param type="d" size="1" >
38715 <Name>MWS_TX_filter_at_2402Mhz</Name>
38716 <Default>0</Default>
38717 <Desc>MWS MWS TX filter at 2402Mhz</Desc>
38718 </Param>
38719 <Param type="d" size="1" >
38720 <Name>MWS_TX_filter_at_2410Mhz</Name>
38721 <Default>0</Default>
38722 <Desc>MWS MWS TX filter at 2410Mhz</Desc>
38723 </Param>
38724 <Param type="d" size="1" >
38725 <Name>MWS_TX_filter_at_2418Mhz</Name>
38726 <Default>0</Default>
38727 <Desc>MWS MWS TX filter at 2418Mhz</Desc>
38728 </Param>
38729 <Param type="d" size="1" >
38730 <Name>MWS_TX_filter_at_2426Mhz</Name>
38731 <Default>0</Default>
38732 <Desc>MWS MWS TX filter at 2426Mhz</Desc>
38733 </Param>
38734 <Param type="d" size="1" >
38735 <Name>MWS_TX_filter_at_2434Mhz</Name>
38736 <Default>0</Default>
38737 <Desc>MWS MWS TX filter at 2434Mhz</Desc>
38738 </Param>
38739 <Param type="d" size="1" >
38740 <Name>MWS_TX_filter_at_2442Mhz</Name>
38741 <Default>0</Default>
38742 <Desc>MWS MWS TX filter at 2442Mhz</Desc>
38743 </Param>
38744 <Param type="d" size="1" >
38745 <Name>MWS_TX_filter_at_2450Mhz</Name>
38746 <Default>0</Default>
38747 <Desc>MWS MWS TX filter at 2450Mhz</Desc>
38748 </Param>
38749 <Param type="d" size="1" >
38750 <Name>MWS_TX_filter_at_2458Mhz</Name>
38751 <Default>0</Default>
38752 <Desc>MWS MWS TX filter at 2458Mhz</Desc>
38753 </Param>
38754 <Param type="d" size="1" >
38755 <Name>MWS_TX_filter_at_2466Mhz</Name>
38756 <Default>0</Default>
38757 <Desc>MWS MWS TX filter at 2466Mhz</Desc>
38758 </Param>
38759 <Param type="d" size="1" >
38760 <Name>MWS_TX_filter_at_2474Mhz</Name>
38761 <Default>0</Default>
38762 <Desc>MWS MWS TX filter at 2474Mhz</Desc>
38763 </Param>
38764 <Param type="d" size="1" >
38765 <Name>MWS_TX_filter_at_2482Mhz</Name>
38766 <Default>0</Default>
38767 <Desc>MWS MWS TX filter at 2482Mhz</Desc>
38768 </Param>
38769 <Param type="R">
38770 <Name>HCI_Command_Complete_Event</Name>
38771 </Param>
38772</Command>
38773
38774
38775<Command name="HCI_VS_Set_MWS_ANT_Isolation" type="vc" opcode="0xFDED">
38776 <Param type="o" size="2">
38777 <Name>Opcode</Name>
38778 <Default>0xFDED</Default>
38779 <Desc>This command notifies BT of MWS ANT isolation</Desc>
38780 </Param>
38781 <Param type="u" size="1" >
38782 <Name>num_of_ANT</Name>
38783 <Default>1</Default>
38784 <Desc>Number of ANTENNAS</Desc>
38785 </Param>
38786 <Param type="d" size="1" >
38787 <Name>ANT_1_isolation</Name>
38788 <Default>0</Default>
38789 <Desc>Islolation between MWS and BT ANT 1</Desc>
38790 </Param>
38791 <Param type="d" size="1" >
38792 <Name>ANT_2_isolation</Name>
38793 <Default>0</Default>
38794 <Desc>Islolation between MWS and BT ANT 2,
38795 when ANT 2 is not used must be 127
38796 </Desc>
38797 </Param>
38798 <Param type="d" size="1" >
38799 <Name>ANT_3_isolation</Name>
38800 <Default>0</Default>
38801 <Desc>Islolation between MWS and BT ANT 3,
38802 when ANT 3 is not used must be 127
38803 </Desc>
38804 </Param>
38805 <Param type="d" size="1" >
38806 <Name>ANT_4_isolation</Name>
38807 <Default>0</Default>
38808 <Desc>Islolation between MWS and BT ANT 4,
38809 when ANT 4 is not used must be 127
38810 </Desc>
38811 </Param>
38812 <Param type="R">
38813 <Name>HCI_Command_Complete_Event</Name>
38814 </Param>
38815</Command>
38816
38817
38818<Command name="HCI_VS_Send_Message_On_MWS_Coex_Uart" type="vc" opcode="0xFE0B">
38819 <Param type="o" size="2">
38820 <Name>Opcode</Name>
38821 <Default>0xFE0B</Default>
38822 <Desc>This command sends a message on MWS coex realtime UART</Desc>
38823 </Param>
38824 <Param type="u" size="1" valtype="MWS_UART_msg_types">
38825 <Name>MWS_UART_msg_types</Name>
38826 <Default>0</Default>
38827 <Desc>message type: reflected to 3 bit OPCODE</Desc>
38828 </Param>
38829 <Param type="u" size="4" >
38830 <Name>data_value</Name>
38831 <Default>0</Default>
38832 <Desc>payload data</Desc>
38833 </Param>
38834 <Param type="u" size="1" >
38835 <Name>data_length</Name>
38836 <Default>1</Default>
38837 <Desc>number of octets(1-4)</Desc>
38838 </Param>
38839 <Param type="u" size="2" >
38840 <Name>data_periodicity</Name>
38841 <Default>0</Default>
38842 <Desc>if value not 0, message will be repeated every data_periodicity frames</Desc>
38843 </Param>
38844 <Param type="R">
38845 <Name>HCI_Command_Complete_Event</Name>
38846 </Param>
38847</Command>
38848
38849
38850<Command name="HCI_VS_Read_byte_from_MWS_Coex_Uart" type="vc" opcode="0xFE0C">
38851 <Param type="o" size="2">
38852 <Name>Opcode</Name>
38853 <Default>0xFE0C</Default>
38854 <Desc> </Desc>
38855 </Param>
38856 <Param type="R">
38857 <Name>HCI_Command_Complete_Event</Name>
38858 </Param>
38859 <Param type="u" size="1" valtype="Status">
38860 <Name>Status</Name>
38861 <Default>0x00</Default>
38862 <Desc>Status</Desc>
38863 </Param>
38864 <Param type="u" size="1">
38865 <Name>data_value</Name>
38866 <Default>any</Default>
38867 </Param>
38868 <Param type="u" size="2">
38869 <Name>timestamp</Name>
38870 <Default>any</Default>
38871 </Param>
38872 <Param type="u" size="1">
38873 <Name>pending_data_length</Name>
38874 <Default>any</Default>
38875 </Param>
38876</Command>
38877
38878<Command name="HCI_VS_AFH_class_additional_params" type="sc" opcode="0xfda0">
38879 <Param type="o" size="2">
38880 <Name>Opcode</Name>
38881 <Default>0xfda0</Default>
38882 <Desc>HCI_VS__AFH_class_additional_params</Desc>
38883 </Param>
38884 <Param type="u" size="1">
38885 <Name>Accumulated_grade_removal_TH in sco</Name>
38886 <Default>6</Default>
38887 <Desc>if accumulated grade > TH channel is bad used in sco con</Desc>
38888 </Param>
38889 <Param type="u" size="2">
38890 <Name>grades_value_ACL</Name>
38891 <Default>0x5430</Default>
38892 <Desc>PHY grades translation from C_I in ACL connection</Desc>
38893 </Param>
38894 <Param type="u" size="2">
38895 <Name>grades_value_SCO</Name>
38896 <Default>0x5430</Default>
38897 <Desc>PHY grades translation from C_I in SCO connection</Desc>
38898 </Param>
38899 <Param type="u" size="1">
38900 <Name>Grade_Vale_For_ETSI</Name>
38901 <Default>1</Default>
38902 <Desc>the grade value given too interferer above rssi_value_for_etsi (-65dBm), 0-disable RTSI requirement, 1- default grade
38903 </Desc>
38904 </Param>
38905 <Param type="u" size="1">
38906 <Name>RSSI_VALUE-for_ETSI</Name>
38907 <Default>65</Default>
38908 <Desc>the minimum interferer level to garde as interference - ETSI requirements</Desc>
38909 </Param>
38910 <Param type="R">
38911 <Name>HCI_Command_Complete_Event</Name>
38912 </Param>
38913</Command>
38914
38915<Command name="HCI_VS_Config_A2DP_Role_Recognition" type="vc" opcode="0xFDEF">
38916 <Param type="o" size="2">
38917 <Name>Opcode</Name>
38918 <Default>0xFDEF</Default>
38919 <Desc>Update the A2DP recognition on a connection handle and run Max Slot optimization acorrding requested parms
38920 Note: The Max Slot optimization update will run only if we have at least 1 VOICE channel</Desc>
38921 </Param>
38922 <Param type="h" size="2">
38923 <Name>Connection Handle</Name>
38924 <Default>Handle</Default>
38925 <Desc>HCI Connection Handle</Desc>
38926 </Param>
38927 <Param type="u" size="1" valtype="A2DP_RECOGNITION_ROLE">
38928 <Name>A2DP Role</Name>
38929 <Default>0xFF</Default>
38930 <Desc>Configure the A2DP role detection according to the Connection Handle</Desc>
38931 </Param>
38932 <Param type="u" size="1" valtype="RUN_MAX_SLOT_ADJUSTMENT">
38933 <Name>Run Max Slot adjustment </Name>
38934 <Default>0x01</Default>
38935 <Desc>Run\Dont Run Max Slot adjustment after applying the A2DP detection acorrding to the connection handle.
38936 Note: Will run only if we have at least 1 VOICE channel</Desc>
38937 </Param>
38938
38939 <Param type="R">
38940 <Name>HCI_Command_Complete_Event</Name>
38941 <Default />
38942 <Desc />
38943 </Param>
38944
38945</Command>
38946
38947<Command name="HCI_VS_DUAL_ANTENNA_POWER_INDEX_LIMIT" type="vc" opcode="0xfe1d">
38948 <Param type="o" size="2">
38949 <Name>Opcode</Name>
38950 <Default>0xfe1d</Default>
38951 <Desc>HCI_VS_dual_antenna_power_index_limit</Desc>
38952 </Param>
38953 <Param type="u" size="1">
38954 <Name>dual_antenna_gfsk_power_index</Name>
38955 <Default>7</Default>
38956 <Desc> maximum power index allowed in 2.4 dual antenna mode for GFSK modulation</Desc>
38957 </Param>
38958 <Param type="u" size="1">
38959 <Name>dual_antenna_edr2_power_index</Name>
38960 <Default>7</Default>
38961 <Desc>maximum power index allowed in 2.4 dual antenna mode for EDR2 modulation</Desc>
38962 </Param>
38963 <Param type="u" size="1">
38964 <Name>dual_antenna_edr3_power_index</Name>
38965 <Default>7</Default>
38966 <Desc>maximum power index allowed in 2.4 dual antenna mode for EDR3 modulation</Desc>
38967 </Param>
38968 <Param type="u" size="1">
38969 <Name>dual_antenna_ble_ant_power_index</Name>
38970 <Default>7</Default>
38971 <Desc>maximum power index allowed in 2.4 dual antenna mode for ANT and BLE connections</Desc>
38972 </Param>
38973
38974 <Param type="R">
38975 <Name>HCI_Command_Complete_Event</Name>
38976 </Param>
38977</Command>
38978
38979<Command name="HCI_VS_AVPR_A3DP_ROLE" type="vc" opcode="0xFD98">
38980 <Param type="o" size="2">
38981 <Name>Opcode</Name>
38982 <Default>0xFD98</Default>
38983 <Desc>HCI_VS_AVPR_A3DP_ROLE</Desc>
38984 </Param>
38985 <Param type="u" size="1" label="a3dp_role" valtype="avpr_a3dp_role">
38986 <Name>A3DP Role </Name>
38987 <Default>0x01</Default>
38988 <Desc> </Desc>
38989 </Param>
38990
38991 <Param type="R">
38992 <Name>HCI_Command_Complete_Event</Name>
38993 </Param>
38994</Command>
38995
38996<Command name="HCI_VS_AVPR_MASKED_TRACES" type="vc" opcode="0xFDBB">
38997 <Param type="o" size="2">
38998 <Name>Opcode</Name>
38999 <Default>0xFDBB</Default>
39000 <Desc>Set the AVPR masked traces debug configuration</Desc>
39001 </Param>
39002 <Param type="u" size="4" valtype="avpr_masked_traces">
39003 <Name>AVPR masked traces</Name>
39004 <Default>0x00000000</Default>
39005 <Desc>The bit mask enabling AVPR traces</Desc>
39006 </Param>
39007
39008 <Param type="R">
39009 <Name>HCI_Command_Complete_Event</Name>
39010 <Default />
39011 <Desc />
39012 </Param>
39013</Command>
39014
39015<Command name="HCI_VS_Config_Acl_Data_Check" type="vc" opcode="0xfdbd">
39016 <Param type="o" size="2">
39017 <Name>Opcode</Name>
39018 <Default>0xfdbd</Default>
39019 <Desc>Clear an ACL data check acorrding to the Handle provided</Desc>
39020 </Param>
39021 <Param type="h" size="2">
39022 <Name>Connection Handle</Name>
39023 <Default>Handle</Default>
39024 <Desc>HCI Connection Handle</Desc>
39025 </Param>
39026 <Param type="u" size="1" valtype="CLEAR_ACL_DATA_CHECK">
39027 <Name>Clear Data</Name>
39028 <Default>0x00</Default>
39029 <Desc>Clear the Rx\TX data acorrding to handle</Desc>
39030 </Param>
39031 <Param type="R">
39032 <Name>HCI_Command_Complete_Event</Name>
39033 <Default />
39034 <Desc />
39035 </Param>
39036 <Param type="u" size="1" valtype="Status">
39037 <Name>Status</Name>
39038 <Default>0</Default>
39039 <Desc>0 - Success</Desc>
39040 </Param>
39041 <Param type="h" size="2">
39042 <Name>Connection Handle</Name>
39043 <Default>Handle</Default>
39044 <Desc />
39045 </Param>
39046 <Param type="u" size="4">
39047 <Name>Total TX Byte Count</Name>
39048 <Default>0</Default>
39049 <Desc>Total TX Byte Count since starting to send data</Desc>
39050 </Param>
39051 <Param type="u" size="4">
39052 <Name>Total RX Byte Count</Name>
39053 <Default>0</Default>
39054 <Desc>Total TX Byte Count since starting to receive data</Desc>
39055 </Param>
39056</Command>
39057
23401</HCILib> 39058</HCILib>