[android-sdk/device-ti-proprietary-open.git] / jacinto6 / sgx_src / eurasia_km / services4 / srvkm / hwdefs / ocpdefs.h
1 /*************************************************************************/ /*!
2 @Title OCP HW definitions.
3 @Copyright Copyright (c) Imagination Technologies Ltd. All Rights Reserved
4 @License Dual MIT/GPLv2
6 The contents of this file are subject to the MIT license as set out below.
8 Permission is hereby granted, free of charge, to any person obtaining a copy
9 of this software and associated documentation files (the "Software"), to deal
10 in the Software without restriction, including without limitation the rights
11 to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
12 copies of the Software, and to permit persons to whom the Software is
13 furnished to do so, subject to the following conditions:
15 The above copyright notice and this permission notice shall be included in
16 all copies or substantial portions of the Software.
18 Alternatively, the contents of this file may be used under the terms of
19 the GNU General Public License Version 2 ("GPL") in which case the provisions
20 of GPL are applicable instead of those above.
22 If you wish to allow use of your version of this file only under the terms of
23 GPL, and not to allow others to use your version of this file under the terms
24 of the MIT license, indicate your decision by deleting the provisions above
25 and replace them with the notice and other provisions required by GPL as set
26 out in the file called "GPL-COPYING" included in this distribution. If you do
27 not delete the provisions above, a recipient may use your version of this file
28 under the terms of either the MIT license or GPL.
30 This License is also included in this distribution in the file called
31 "MIT-COPYING".
33 EXCEPT AS OTHERWISE STATED IN A NEGOTIATED AGREEMENT: (A) THE SOFTWARE IS
34 PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING
35 BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
36 PURPOSE AND NONINFRINGEMENT; AND (B) IN NO EVENT SHALL THE AUTHORS OR
37 COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
38 IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
39 CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
40 */ /**************************************************************************/
42 #ifndef _OCPDEFS_H_
43 #define _OCPDEFS_H_
45 /* Register EUR_CR_OCP_REVISION */
46 #define EUR_CR_OCP_REVISION 0xFE00
47 #define EUR_CR_OCP_REVISION_REV_MASK 0xFFFFFFFFUL
48 #define EUR_CR_OCP_REVISION_REV_SHIFT 0
49 #define EUR_CR_OCP_REVISION_REV_SIGNED 0
51 /* Register EUR_CR_OCP_HWINFO */
52 #define EUR_CR_OCP_HWINFO 0xFE04
53 #define EUR_CR_OCP_HWINFO_SYS_BUS_WIDTH_MASK 0x00000003UL
54 #define EUR_CR_OCP_HWINFO_SYS_BUS_WIDTH_SHIFT 0
55 #define EUR_CR_OCP_HWINFO_SYS_BUS_WIDTH_SIGNED 0
57 #define EUR_CR_OCP_HWINFO_MEM_BUS_WIDTH_MASK 0x00000004UL
58 #define EUR_CR_OCP_HWINFO_MEM_BUS_WIDTH_SHIFT 2
59 #define EUR_CR_OCP_HWINFO_MEM_BUS_WIDTH_SIGNED 0
61 /* Register EUR_CR_OCP_SYSCONFIG */
62 #define EUR_CR_OCP_SYSCONFIG 0xFE10
63 #define EUR_CR_OCP_SYSCONFIG_IDLE_MODE_MASK 0x0000000CUL
64 #define EUR_CR_OCP_SYSCONFIG_IDLE_MODE_SHIFT 2
65 #define EUR_CR_OCP_SYSCONFIG_IDLE_MODE_SIGNED 0
67 #define EUR_CR_OCP_SYSCONFIG_STANDBY_MODE_MASK 0x00000030UL
68 #define EUR_CR_OCP_SYSCONFIG_STANDBY_MODE_SHIFT 4
69 #define EUR_CR_OCP_SYSCONFIG_STANDBY_MODE_SIGNED 0
71 /* Register EUR_CR_OCP_IRQSTATUS_RAW_0 */
72 #define EUR_CR_OCP_IRQSTATUS_RAW_0 0xFE24
73 #define EUR_CR_OCP_IRQSTATUS_RAW_0_INIT_MASK 0x00000001UL
74 #define EUR_CR_OCP_IRQSTATUS_RAW_0_INIT_SHIFT 0
75 #define EUR_CR_OCP_IRQSTATUS_RAW_0_INIT_SIGNED 0
77 /* Register EUR_CR_OCP_IRQSTATUS_RAW_1 */
78 #define EUR_CR_OCP_IRQSTATUS_RAW_1 0xFE28
79 #define EUR_CR_OCP_IRQSTATUS_RAW_1_TARGET_MASK 0x00000001UL
80 #define EUR_CR_OCP_IRQSTATUS_RAW_1_TARGET_SHIFT 0
81 #define EUR_CR_OCP_IRQSTATUS_RAW_1_TARGET_SIGNED 0
83 /* Register EUR_CR_OCP_IRQSTATUS_RAW_2 */
84 #define EUR_CR_OCP_IRQSTATUS_RAW_2 0xFE2C
85 #define EUR_CR_OCP_IRQSTATUS_RAW_2_SGXCORE_MASK 0x00000001UL
86 #define EUR_CR_OCP_IRQSTATUS_RAW_2_SGXCORE_SHIFT 0
87 #define EUR_CR_OCP_IRQSTATUS_RAW_2_SGXCORE_SIGNED 0
89 /* Register EUR_CR_OCP_IRQSTATUS_0 */
90 #define EUR_CR_OCP_IRQSTATUS_0 0xFE30
91 #define EUR_CR_OCP_IRQSTATUS_0_INIT_MASK 0x00000001UL
92 #define EUR_CR_OCP_IRQSTATUS_0_INIT_SHIFT 0
93 #define EUR_CR_OCP_IRQSTATUS_0_INIT_SIGNED 0
95 /* Register EUR_CR_OCP_IRQSTATUS_1 */
96 #define EUR_CR_OCP_IRQSTATUS_1 0xFE34
97 #define EUR_CR_OCP_IRQSTATUS_1_TARGET_MASK 0x00000001UL
98 #define EUR_CR_OCP_IRQSTATUS_1_TARGET_SHIFT 0
99 #define EUR_CR_OCP_IRQSTATUS_1_TARGET_SIGNED 0
101 /* Register EUR_CR_OCP_IRQSTATUS_2 */
102 #define EUR_CR_OCP_IRQSTATUS_2 0xFE38
103 #define EUR_CR_OCP_IRQSTATUS_2_SGXCORE_MASK 0x00000001UL
104 #define EUR_CR_OCP_IRQSTATUS_2_SGXCORE_SHIFT 0
105 #define EUR_CR_OCP_IRQSTATUS_2_SGXCORE_SIGNED 0
107 /* Register EUR_CR_OCP_IRQENABLE_SET_0 */
108 #define EUR_CR_OCP_IRQENABLE_SET_0 0xFE3C
109 #define EUR_CR_OCP_IRQENABLE_SET_0_INIT_MASK 0x00000001UL
110 #define EUR_CR_OCP_IRQENABLE_SET_0_INIT_SHIFT 0
111 #define EUR_CR_OCP_IRQENABLE_SET_0_INIT_SIGNED 0
113 /* Register EUR_CR_OCP_IRQENABLE_SET_1 */
114 #define EUR_CR_OCP_IRQENABLE_SET_1 0xFE40
115 #define EUR_CR_OCP_IRQENABLE_SET_1_TARGET_MASK 0x00000001UL
116 #define EUR_CR_OCP_IRQENABLE_SET_1_TARGET_SHIFT 0
117 #define EUR_CR_OCP_IRQENABLE_SET_1_TARGET_SIGNED 0
119 /* Register EUR_CR_OCP_IRQENABLE_SET_2 */
120 #define EUR_CR_OCP_IRQENABLE_SET_2 0xFE44
121 #define EUR_CR_OCP_IRQENABLE_SET_2_SGXCORE_MASK 0x00000001UL
122 #define EUR_CR_OCP_IRQENABLE_SET_2_SGXCORE_SHIFT 0
123 #define EUR_CR_OCP_IRQENABLE_SET_2_SGXCORE_SIGNED 0
125 /* Register EUR_CR_OCP_IRQENABLE_CLR_0 */
126 #define EUR_CR_OCP_IRQENABLE_CLR_0 0xFE48
127 #define EUR_CR_OCP_IRQENABLE_CLR_0_INIT_MASK 0x00000001UL
128 #define EUR_CR_OCP_IRQENABLE_CLR_0_INIT_SHIFT 0
129 #define EUR_CR_OCP_IRQENABLE_CLR_0_INIT_SIGNED 0
131 /* Register EUR_CR_OCP_IRQENABLE_CLR_1 */
132 #define EUR_CR_OCP_IRQENABLE_CLR_1 0xFE4C
133 #define EUR_CR_OCP_IRQENABLE_CLR_1_TARGET_MASK 0x00000001UL
134 #define EUR_CR_OCP_IRQENABLE_CLR_1_TARGET_SHIFT 0
135 #define EUR_CR_OCP_IRQENABLE_CLR_1_TARGET_SIGNED 0
137 /* Register EUR_CR_OCP_IRQENABLE_CLR_2 */
138 #define EUR_CR_OCP_IRQENABLE_CLR_2 0xFE50
139 #define EUR_CR_OCP_IRQENABLE_CLR_2_SGXCORE_MASK 0x00000001UL
140 #define EUR_CR_OCP_IRQENABLE_CLR_2_SGXCORE_SHIFT 0
141 #define EUR_CR_OCP_IRQENABLE_CLR_2_SGXCORE_SIGNED 0
143 /* Register EUR_CR_OCP_PAGE_CONFIG */
144 #define EUR_CR_OCP_PAGE_CONFIG 0xFF00
145 #define EUR_CR_OCP_PAGE_CONFIG_MEM_PAGE_SIZE_MASK 0x00000001UL
146 #define EUR_CR_OCP_PAGE_CONFIG_MEM_PAGE_SIZE_SHIFT 0
147 #define EUR_CR_OCP_PAGE_CONFIG_MEM_PAGE_SIZE_SIGNED 0
149 #define EUR_CR_OCP_PAGE_CONFIG_MEM_PAGE_CHECK_ENABLE_MASK 0x00000004UL
150 #define EUR_CR_OCP_PAGE_CONFIG_MEM_PAGE_CHECK_ENABLE_SHIFT 2
151 #define EUR_CR_OCP_PAGE_CONFIG_MEM_PAGE_CHECK_ENABLE_SIGNED 0
153 #define EUR_CR_OCP_PAGE_CONFIG_SIZE_MASK 0x00000018UL
154 #define EUR_CR_OCP_PAGE_CONFIG_SIZE_SHIFT 3
155 #define EUR_CR_OCP_PAGE_CONFIG_SIZE_SIGNED 0
157 /* Register EUR_CR_OCP_INTERRUPT_EVENT */
158 #define EUR_CR_OCP_INTERRUPT_EVENT 0xFF04
159 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_RESP_UNEXPECTED_MASK 0x00000001UL
160 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_RESP_UNEXPECTED_SHIFT 0
161 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_RESP_UNEXPECTED_SIGNED 0
163 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_RESP_UNUSED_TAG_MASK 0x00000002UL
164 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_RESP_UNUSED_TAG_SHIFT 1
165 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_RESP_UNUSED_TAG_SIGNED 0
167 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_RESP_ERROR_MASK 0x00000004UL
168 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_RESP_ERROR_SHIFT 2
169 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_RESP_ERROR_SIGNED 0
171 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_PAGE_CROSS_ERROR_MASK 0x00000008UL
172 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_PAGE_CROSS_ERROR_SHIFT 3
173 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_PAGE_CROSS_ERROR_SIGNED 0
175 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_READ_TAG_FIFO_OVR_MASK 0x00000010UL
176 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_READ_TAG_FIFO_OVR_SHIFT 4
177 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_READ_TAG_FIFO_OVR_SIGNED 0
179 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_MEM_REQ_FIFO_OVR_MASK 0x00000020UL
180 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_MEM_REQ_FIFO_OVR_SHIFT 5
181 #define EUR_CR_OCP_INTERRUPT_EVENT_INIT_MEM_REQ_FIFO_OVR_SIGNED 0
183 #define EUR_CR_OCP_INTERRUPT_EVENT_TARGET_RESP_FIFO_FULL_MASK 0x00000100UL
184 #define EUR_CR_OCP_INTERRUPT_EVENT_TARGET_RESP_FIFO_FULL_SHIFT 8
185 #define EUR_CR_OCP_INTERRUPT_EVENT_TARGET_RESP_FIFO_FULL_SIGNED 0
187 #define EUR_CR_OCP_INTERRUPT_EVENT_TARGET_CMD_FIFO_FULL_MASK 0x00000200UL
188 #define EUR_CR_OCP_INTERRUPT_EVENT_TARGET_CMD_FIFO_FULL_SHIFT 9
189 #define EUR_CR_OCP_INTERRUPT_EVENT_TARGET_CMD_FIFO_FULL_SIGNED 0
191 #define EUR_CR_OCP_INTERRUPT_EVENT_TARGET_INVALID_OCP_CMD_MASK 0x00000400UL
192 #define EUR_CR_OCP_INTERRUPT_EVENT_TARGET_INVALID_OCP_CMD_SHIFT 10
193 #define EUR_CR_OCP_INTERRUPT_EVENT_TARGET_INVALID_OCP_CMD_SIGNED 0
195 /* Register EUR_CR_OCP_DEBUG_CONFIG */
196 #define EUR_CR_OCP_DEBUG_CONFIG 0xFF08
197 #define EUR_CR_OCP_DEBUG_CONFIG_FORCE_TARGET_IDLE_MASK 0x00000003UL
198 #define EUR_CR_OCP_DEBUG_CONFIG_FORCE_TARGET_IDLE_SHIFT 0
199 #define EUR_CR_OCP_DEBUG_CONFIG_FORCE_TARGET_IDLE_SIGNED 0
201 #define EUR_CR_OCP_DEBUG_CONFIG_FORCE_INIT_IDLE_MASK 0x0000000CUL
202 #define EUR_CR_OCP_DEBUG_CONFIG_FORCE_INIT_IDLE_SHIFT 2
203 #define EUR_CR_OCP_DEBUG_CONFIG_FORCE_INIT_IDLE_SIGNED 0
205 #define EUR_CR_OCP_DEBUG_CONFIG_FORCE_PASS_DATA_MASK 0x00000010UL
206 #define EUR_CR_OCP_DEBUG_CONFIG_FORCE_PASS_DATA_SHIFT 4
207 #define EUR_CR_OCP_DEBUG_CONFIG_FORCE_PASS_DATA_SIGNED 0
209 #define EUR_CR_OCP_DEBUG_CONFIG_SELECT_INIT_IDLE_MASK 0x00000020UL
210 #define EUR_CR_OCP_DEBUG_CONFIG_SELECT_INIT_IDLE_SHIFT 5
211 #define EUR_CR_OCP_DEBUG_CONFIG_SELECT_INIT_IDLE_SIGNED 0
213 #define EUR_CR_OCP_DEBUG_CONFIG_THALIA_INT_BYPASS_MASK 0x80000000UL
214 #define EUR_CR_OCP_DEBUG_CONFIG_THALIA_INT_BYPASS_SHIFT 31
215 #define EUR_CR_OCP_DEBUG_CONFIG_THALIA_INT_BYPASS_SIGNED 0
217 /* Register EUR_CR_OCP_DEBUG_STATUS */
218 #define EUR_CR_OCP_DEBUG_STATUS 0xFF0C
219 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_MCONNECT_MASK 0x00000003UL
220 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_MCONNECT_SHIFT 0
221 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_MCONNECT_SIGNED 0
223 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_SCONNECT_MASK 0x00000004UL
224 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_SCONNECT_SHIFT 2
225 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_SCONNECT_SIGNED 0
227 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_SIDLEREQ_MASK 0x00000008UL
228 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_SIDLEREQ_SHIFT 3
229 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_SIDLEREQ_SIGNED 0
231 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_SDISCACK_MASK 0x00000030UL
232 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_SDISCACK_SHIFT 4
233 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_SDISCACK_SIGNED 0
235 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_SIDLEACK_MASK 0x000000C0UL
236 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_SIDLEACK_SHIFT 6
237 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_SIDLEACK_SIGNED 0
239 #define EUR_CR_OCP_DEBUG_STATUS_INIT_MCONNECT0_MASK 0x00000300UL
240 #define EUR_CR_OCP_DEBUG_STATUS_INIT_MCONNECT0_SHIFT 8
241 #define EUR_CR_OCP_DEBUG_STATUS_INIT_MCONNECT0_SIGNED 0
243 #define EUR_CR_OCP_DEBUG_STATUS_INIT_SCONNECT0_MASK 0x00000400UL
244 #define EUR_CR_OCP_DEBUG_STATUS_INIT_SCONNECT0_SHIFT 10
245 #define EUR_CR_OCP_DEBUG_STATUS_INIT_SCONNECT0_SIGNED 0
247 #define EUR_CR_OCP_DEBUG_STATUS_INIT_SCONNECT1_MASK 0x00000800UL
248 #define EUR_CR_OCP_DEBUG_STATUS_INIT_SCONNECT1_SHIFT 11
249 #define EUR_CR_OCP_DEBUG_STATUS_INIT_SCONNECT1_SIGNED 0
251 #define EUR_CR_OCP_DEBUG_STATUS_INIT_SCONNECT2_MASK 0x00001000UL
252 #define EUR_CR_OCP_DEBUG_STATUS_INIT_SCONNECT2_SHIFT 12
253 #define EUR_CR_OCP_DEBUG_STATUS_INIT_SCONNECT2_SIGNED 0
255 #define EUR_CR_OCP_DEBUG_STATUS_INIT_MDISCACK_MASK 0x00006000UL
256 #define EUR_CR_OCP_DEBUG_STATUS_INIT_MDISCACK_SHIFT 13
257 #define EUR_CR_OCP_DEBUG_STATUS_INIT_MDISCACK_SIGNED 0
259 #define EUR_CR_OCP_DEBUG_STATUS_INIT_MDISCREQ_MASK 0x00008000UL
260 #define EUR_CR_OCP_DEBUG_STATUS_INIT_MDISCREQ_SHIFT 15
261 #define EUR_CR_OCP_DEBUG_STATUS_INIT_MDISCREQ_SIGNED 0
263 #define EUR_CR_OCP_DEBUG_STATUS_INIT_MWAIT_MASK 0x00010000UL
264 #define EUR_CR_OCP_DEBUG_STATUS_INIT_MWAIT_SHIFT 16
265 #define EUR_CR_OCP_DEBUG_STATUS_INIT_MWAIT_SIGNED 0
267 #define EUR_CR_OCP_DEBUG_STATUS_INIT_MSTANDBY_MASK 0x00020000UL
268 #define EUR_CR_OCP_DEBUG_STATUS_INIT_MSTANDBY_SHIFT 17
269 #define EUR_CR_OCP_DEBUG_STATUS_INIT_MSTANDBY_SIGNED 0
271 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_CMD_OUT_MASK 0x001C0000UL
272 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_CMD_OUT_SHIFT 18
273 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_CMD_OUT_SIGNED 0
275 #define EUR_CR_OCP_DEBUG_STATUS_WHICH_TARGET_REGISTER_MASK 0x03E00000UL
276 #define EUR_CR_OCP_DEBUG_STATUS_WHICH_TARGET_REGISTER_SHIFT 21
277 #define EUR_CR_OCP_DEBUG_STATUS_WHICH_TARGET_REGISTER_SIGNED 0
279 #define EUR_CR_OCP_DEBUG_STATUS_RESP_ERROR_MASK 0x04000000UL
280 #define EUR_CR_OCP_DEBUG_STATUS_RESP_ERROR_SHIFT 26
281 #define EUR_CR_OCP_DEBUG_STATUS_RESP_ERROR_SIGNED 0
283 #define EUR_CR_OCP_DEBUG_STATUS_CMD_FIFO_FULL_MASK 0x08000000UL
284 #define EUR_CR_OCP_DEBUG_STATUS_CMD_FIFO_FULL_SHIFT 27
285 #define EUR_CR_OCP_DEBUG_STATUS_CMD_FIFO_FULL_SIGNED 0
287 #define EUR_CR_OCP_DEBUG_STATUS_RESP_FIFO_FULL_MASK 0x10000000UL
288 #define EUR_CR_OCP_DEBUG_STATUS_RESP_FIFO_FULL_SHIFT 28
289 #define EUR_CR_OCP_DEBUG_STATUS_RESP_FIFO_FULL_SIGNED 0
291 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_IDLE_MASK 0x20000000UL
292 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_IDLE_SHIFT 29
293 #define EUR_CR_OCP_DEBUG_STATUS_TARGET_IDLE_SIGNED 0
295 #define EUR_CR_OCP_DEBUG_STATUS_CMD_RESP_DEBUG_STATE_MASK 0x40000000UL
296 #define EUR_CR_OCP_DEBUG_STATUS_CMD_RESP_DEBUG_STATE_SHIFT 30
297 #define EUR_CR_OCP_DEBUG_STATUS_CMD_RESP_DEBUG_STATE_SIGNED 0
299 #define EUR_CR_OCP_DEBUG_STATUS_CMD_DEBUG_STATE_MASK 0x80000000UL
300 #define EUR_CR_OCP_DEBUG_STATUS_CMD_DEBUG_STATE_SHIFT 31
301 #define EUR_CR_OCP_DEBUG_STATUS_CMD_DEBUG_STATE_SIGNED 0
304 #endif /* _OCPDEFS_H_ */
306 /*****************************************************************************
307 End of file (ocpdefs.h)
308 *****************************************************************************/