summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: faf49a0)
raw | patch | inline | side by side (parent: faf49a0)
author | Ranganath Krishnan <ranganath@ti.com> | |
Fri, 26 Jul 2013 00:24:29 +0000 (19:24 -0500) | ||
committer | Ranganath Krishnan <ranganath@ti.com> | |
Tue, 6 Aug 2013 17:13:58 +0000 (12:13 -0500) |
Without clock-latency initialization, default value of (2^32 -1)
is taken. Because of the too long transition latency, ondemand
governor fails and the cpufreq governor fallback to performance
governor.
With this change, ondemand governor can be enabled by default for DRA7.
clock-latency value referenced from omap5 (TBD: to be instrumented and
use the actual value at later point of time)
Change-Id: I2fa2e53088ba7e7f8f8509a8005b81ee593b55a7
Signed-off-by: Ranganath Krishnan <ranganath@ti.com>
is taken. Because of the too long transition latency, ondemand
governor fails and the cpufreq governor fallback to performance
governor.
With this change, ondemand governor can be enabled by default for DRA7.
clock-latency value referenced from omap5 (TBD: to be instrumented and
use the actual value at later point of time)
Change-Id: I2fa2e53088ba7e7f8f8509a8005b81ee593b55a7
Signed-off-by: Ranganath Krishnan <ranganath@ti.com>
arch/arm/boot/dts/dra7.dtsi | patch | blob | history |
index 50f912799c98f4e5a84643ecc8265dcf47c4995c..3a664c3ed54c3b1ac5cb0d02c71d1c3e3a80fff5 100644 (file)
>;
clocks = <&dpll_mpu_ck>;
clock-names = "cpu";
+ /*
+ * Transition latency reference from omap5.
+ * TBD: to be instrumented and use the actual
+ * value at later point of time
+ */
+ clock-latency = <300000>;
timer {
compatible = "arm,armv7-timer";
/*