]> Gitweb @ Texas Instruments - Open Source Git Repositories - git.TI.com/gitweb - apps/tidep0079.git/blob - EC_Master_SysBios_Am572x_20170214/Workspace/SYSBIOS_AM57xx/EcMasterDemo/eni/eni.xml
TTS
[apps/tidep0079.git] / EC_Master_SysBios_Am572x_20170214 / Workspace / SYSBIOS_AM57xx / EcMasterDemo / eni / eni.xml
1 <?xml version="1.0" encoding="iso-8859-1"?><!-- Created 2015-08-09 13:46:26 with EniEngine 2.1.1 --><EtherCATConfig xsi:noNamespaceSchemaLocation="EtherCATConfig.xsd" Version="1.3" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><Config><Master><Info><Name><![CDATA[Class-A Master]]></Name><Destination>ffffffffffff</Destination><Source>5c260a63756b</Source><EtherType>a488</EtherType></Info><MailboxStates><StartAddr>150994944</StartAddr><Count>1</Count></MailboxStates><InitCmds><InitCmd><Transition>IP</Transition><BeforeSlave>1</BeforeSlave><Comment><![CDATA[read slave count]]></Comment><Requires>cycle</Requires><Cmd>7</Cmd><Adp>0</Adp><Ado>304</Ado><Data>0000</Data><Retries>0</Retries></InitCmd><InitCmd><Transition>IP</Transition><BeforeSlave>1</BeforeSlave><Comment><![CDATA[read slave count]]></Comment><Requires>cycle</Requires><Cmd>7</Cmd><Adp>0</Adp><Ado>304</Ado><Data>0000</Data><Retries>0</Retries></InitCmd><InitCmd><Transition>IP</Transition><BeforeSlave>1</BeforeSlave><Comment><![CDATA[enable ECAT IRQ]]></Comment><Requires>cycle</Requires><Cmd>8</Cmd><Adp>0</Adp><Ado>512</Ado><Data>0400</Data><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><BeforeSlave>1</BeforeSlave><Comment><![CDATA[clear configured addresses]]></Comment><Requires>cycle</Requires><Cmd>8</Cmd><Adp>0</Adp><Ado>16</Ado><Data>0000</Data><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><BeforeSlave>1</BeforeSlave><Comment><![CDATA[clear crc register]]></Comment><Requires>cycle</Requires><Cmd>8</Cmd><Adp>0</Adp><Ado>768</Ado><Data>0000000000000000</Data><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><Transition>PI</Transition><Transition>BI</Transition><Transition>SI</Transition><Transition>OI</Transition><BeforeSlave>1</BeforeSlave><Comment><![CDATA[clear fmmu]]></Comment><Requires>cycle</Requires><Cmd>8</Cmd><Adp>0</Adp><Ado>1536</Ado><DataLength>256</DataLength><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><BeforeSlave>1</BeforeSlave><Comment><![CDATA[clear sm]]></Comment><Requires>cycle</Requires><Cmd>8</Cmd><Adp>0</Adp><Ado>2048</Ado><DataLength>256</DataLength><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><BeforeSlave>1</BeforeSlave><Comment><![CDATA[clear dc system time]]></Comment><Requires>cycle</Requires><Cmd>8</Cmd><Adp>0</Adp><Ado>2320</Ado><DataLength>32</DataLength><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><BeforeSlave>1</BeforeSlave><Comment><![CDATA[clear dc cycle cfg]]></Comment><Requires>cycle</Requires><Cmd>8</Cmd><Adp>0</Adp><Ado>2433</Ado><Data>00</Data><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><BeforeSlave>1</BeforeSlave><Comment><![CDATA[reset dc speed]]></Comment><Requires>cycle</Requires><Cmd>8</Cmd><Adp>0</Adp><Ado>2352</Ado><Data>0010</Data><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><BeforeSlave>1</BeforeSlave><Comment><![CDATA[configure dc filter]]></Comment><Requires>cycle</Requires><Cmd>8</Cmd><Adp>0</Adp><Ado>2356</Ado><Data>000c</Data><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><BeforeSlave>1</BeforeSlave><Comment><![CDATA[en/disable second physical address]]></Comment><Requires>cycle</Requires><Cmd>8</Cmd><Adp>0</Adp><Ado>259</Ado><Data>00</Data><Retries>3</Retries></InitCmd></InitCmds></Master><Slave><Info><!--Slave_1001 [TIESC-002] (1001)--><Name><![CDATA[Slave_1001 [TIESC-002]]]></Name><PhysAddr>1001</PhysAddr><AutoIncAddr>0</AutoIncAddr><Physics>YY</Physics><VendorId>3758097821</VendorId><ProductCode>1414070274</ProductCode><RevisionNo>1</RevisionNo><SerialNo>0</SerialNo></Info><ProcessData><Send><BitStart>0</BitStart><BitLength>32</BitLength></Send><Recv><BitStart>0</BitStart><BitLength>32</BitLength></Recv><Sm2><Type>Outputs</Type><DefaultSize>4</DefaultSize><StartAddress>4352</StartAddress><ControlByte>100</ControlByte><Enable>1</Enable><Pdo>5633</Pdo></Sm2><Sm3><Type>Inputs</Type><DefaultSize>4</DefaultSize><StartAddress>5120</StartAddress><ControlByte>32</ControlByte><Enable>1</Enable><Pdo>6656</Pdo></Sm3><TxPdo Fixed="1" Mandatory="1" Sm="3"><Index>#x1a00</Index><Name>TXPDO</Name><Entry><Index>#x6000</Index><SubIndex>0</SubIndex><BitLen>32</BitLen><Name>32Bit Input</Name><DataType>UDINT</DataType></Entry></TxPdo><RxPdo Fixed="1" Mandatory="1" Sm="2"><Index>#x1601</Index><Name>RxPDO</Name><Entry><Index>#x7010</Index><SubIndex>0</SubIndex><BitLen>32</BitLen><Name>32Bit Output</Name><DataType>UDINT</DataType></Entry></RxPdo></ProcessData><Mailbox DataLinkLayer="true"><Send><Start>4096</Start><Length>128</Length></Send><Recv><Start>4224</Start><Length>128</Length><StatusBitAddr>0</StatusBitAddr></Recv><BootStrap><Send><Start>4096</Start><Length>128</Length></Send><Recv><Start>5120</Start><Length>128</Length></Recv></BootStrap><Protocol>CoE</Protocol></Mailbox><InitCmds><InitCmd><Transition>PI</Transition><Transition>BI</Transition><Transition>SI</Transition><Transition>OI</Transition><Comment><![CDATA[set device state to INIT]]></Comment><Requires>cycle</Requires><Cmd>2</Cmd><Adp>0</Adp><Ado>288</Ado><Data>1100</Data><Retries>3</Retries></InitCmd><InitCmd><Transition>PI</Transition><Transition>SI</Transition><Transition>OI</Transition><Comment><![CDATA[check device state for INIT]]></Comment><Requires>cycle</Requires><Cmd>1</Cmd><Adp>0</Adp><Ado>304</Ado><Data>0000</Data><Retries>3</Retries><Validate><Data>0100</Data><DataMask>0f00</DataMask><Timeout>5000</Timeout></Validate></InitCmd><InitCmd><Transition>BI</Transition><Comment><![CDATA[check device state for INIT]]></Comment><Requires>cycle</Requires><Cmd>1</Cmd><Adp>0</Adp><Ado>304</Ado><Data>0000</Data><Retries>3</Retries><Validate><Data>0100</Data><DataMask>0f00</DataMask><Timeout>10000</Timeout></Validate></InitCmd><InitCmd><Transition>IP</Transition><Transition>IB</Transition><Comment><![CDATA[set device state to INIT]]></Comment><Requires>cycle</Requires><Cmd>2</Cmd><Adp>0</Adp><Ado>288</Ado><Data>1100</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><Transition>IB</Transition><Comment><![CDATA[check device state for INIT]]></Comment><Requires>cycle</Requires><Cmd>1</Cmd><Adp>0</Adp><Ado>304</Ado><Data>0000</Data><Cnt>1</Cnt><Retries>3</Retries><Validate><Data>0100</Data><DataMask>0f00</DataMask><Timeout>2000</Timeout></Validate></InitCmd><InitCmd><Transition>IP</Transition><Comment><![CDATA[assign EEPROM to ECAT]]></Comment><Requires>cycle</Requires><Cmd>2</Cmd><Adp>0</Adp><Ado>1280</Ado><Data>00</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><Comment><![CDATA[check vendor id]]></Comment><Cmd>2</Cmd><Adp>0</Adp><Ado>1282</Ado><Data>000108000000</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><Comment><![CDATA[check vendor id]]></Comment><Requires>cycle</Requires><Cmd>1</Cmd><Adp>0</Adp><Ado>1288</Ado><Data>00000000</Data><Cnt>1</Cnt><Retries>3</Retries><Validate><Data>9d0500e0</Data><Timeout>100</Timeout></Validate></InitCmd><InitCmd><Transition>IP</Transition><Comment><![CDATA[check product code]]></Comment><Cmd>2</Cmd><Adp>0</Adp><Ado>1282</Ado><Data>00010a000000</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><Comment><![CDATA[check product code]]></Comment><Requires>cycle</Requires><Cmd>1</Cmd><Adp>0</Adp><Ado>1288</Ado><Data>00000000</Data><Cnt>1</Cnt><Retries>3</Retries><Validate><Data>02004954</Data><Timeout>100</Timeout></Validate></InitCmd><InitCmd><Transition>IP</Transition><Transition>IB</Transition><Comment><![CDATA[set physical address]]></Comment><Requires>cycle</Requires><Cmd>2</Cmd><Adp>0</Adp><Ado>16</Ado><Data>e903</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><Transition>IB</Transition><Transition>PI</Transition><Transition>SI</Transition><Transition>OI</Transition><Comment><![CDATA[clear sm 0/1 (mailbox out/in)]]></Comment><Cmd>5</Cmd><Adp>1001</Adp><Ado>2048</Ado><Data>00000000000000000000000000000000</Data><Retries>3</Retries></InitCmd><InitCmd><Transition>BI</Transition><Comment><![CDATA[clear sm 0/1 (mailbox out/in)]]></Comment><Cmd>2</Cmd><Adp>0</Adp><Ado>2048</Ado><Data>00000000000000000000000000000000</Data><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><Comment><![CDATA[set sm 0 (mailbox out)]]></Comment><Cmd>5</Cmd><Adp>1001</Adp><Ado>2048</Ado><Data>0010800026000100</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><Comment><![CDATA[set sm 1 (mailbox in)]]></Comment><Cmd>5</Cmd><Adp>1001</Adp><Ado>2056</Ado><Data>8010800022000100</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>IB</Transition><Comment><![CDATA[set sm 0 (bootstrap out)]]></Comment><Cmd>5</Cmd><Adp>1001</Adp><Ado>2048</Ado><Data>0010800026000100</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>IB</Transition><Comment><![CDATA[set sm 1 (bootstrap in)]]></Comment><Cmd>5</Cmd><Adp>1001</Adp><Ado>2056</Ado><Data>0014800022000100</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>SP</Transition><Transition>OP</Transition><Comment><![CDATA[set device state to PREOP]]></Comment><Requires>cycle</Requires><Cmd>5</Cmd><Adp>1001</Adp><Ado>288</Ado><Data>1200</Data><Retries>300</Retries></InitCmd><InitCmd><Transition>IP</Transition><Transition>SP</Transition><Transition>SI</Transition><Transition>OP</Transition><Transition>OI</Transition><Comment><![CDATA[clear sms]]></Comment><Cmd>5</Cmd><Adp>1001</Adp><Ado>2064</Ado><DataLength>16</DataLength><Retries>3</Retries></InitCmd><InitCmd><Transition>PS</Transition><Comment><![CDATA[set sm 2 (outputs)]]></Comment><Cmd>5</Cmd><Adp>1001</Adp><Ado>2064</Ado><Data>0011040064000100</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>PS</Transition><Comment><![CDATA[set sm 3 (inputs)]]></Comment><Cmd>5</Cmd><Adp>1001</Adp><Ado>2072</Ado><Data>0014040020000100</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>PS</Transition><Comment><![CDATA[set fmmu 0 (outputs)]]></Comment><Cmd>5</Cmd><Adp>1001</Adp><Ado>1536</Ado><Data>00000010040000070011000201000000</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>PS</Transition><Comment><![CDATA[set fmmu 1 (inputs)]]></Comment><Cmd>5</Cmd><Adp>1001</Adp><Ado>1552</Ado><Data>00000010040000070014000101000000</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><Transition>IB</Transition><Comment><![CDATA[set fmmu 2 (mailbox state)]]></Comment><Cmd>5</Cmd><Adp>1001</Adp><Ado>1568</Ado><Data>00000009010000000d08000101000000</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>OS</Transition><Comment><![CDATA[set device state to SAFEOP]]></Comment><Requires>cycle</Requires><Cmd>5</Cmd><Adp>1001</Adp><Ado>288</Ado><Data>0400</Data><Retries>3</Retries></InitCmd><InitCmd><Transition>SP</Transition><Transition>SI</Transition><Transition>OP</Transition><Transition>OI</Transition><Comment><![CDATA[clear fmmu 0]]></Comment><Cmd>5</Cmd><Adp>1001</Adp><Ado>1536</Ado><Data>00000000000000000000000000000000</Data><Retries>3</Retries></InitCmd><InitCmd><Transition>SP</Transition><Transition>SI</Transition><Transition>OP</Transition><Transition>OI</Transition><Comment><![CDATA[clear fmmu 1]]></Comment><Cmd>5</Cmd><Adp>1001</Adp><Ado>1552</Ado><Data>00000000000000000000000000000000</Data><Retries>3</Retries></InitCmd><InitCmd><Transition>PI</Transition><Transition>BI</Transition><Transition>SI</Transition><Transition>OI</Transition><Comment><![CDATA[clear fmmu 2]]></Comment><Cmd>5</Cmd><Adp>1001</Adp><Ado>1568</Ado><Data>00000000000000000000000000000000</Data><Retries>3</Retries></InitCmd><InitCmd><Transition>SP</Transition><Transition>OP</Transition><Comment><![CDATA[check device state for PREOP]]></Comment><Requires>cycle</Requires><Cmd>4</Cmd><Adp>1001</Adp><Ado>304</Ado><Data>000000000000</Data><Retries>3</Retries><Validate><Data>020000000000</Data><DataMask>0f0000000000</DataMask><Timeout>5000</Timeout></Validate></InitCmd><InitCmd><Transition>IP</Transition><Transition>IB</Transition><Comment><![CDATA[assign EEPROM to PDI]]></Comment><Requires>cycle</Requires><Cmd>5</Cmd><Adp>1001</Adp><Ado>1280</Ado><Data>01</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>II</Transition><Comment><![CDATA[assign EEPROM back to ECAT]]></Comment><Requires>cycle</Requires><Cmd>2</Cmd><Adp>0</Adp><Ado>1280</Ado><Data>00</Data><Retries>3</Retries></InitCmd><InitCmd><Transition>IP</Transition><Comment><![CDATA[set device state to PREOP]]></Comment><Requires>cycle</Requires><Cmd>5</Cmd><Adp>1001</Adp><Ado>288</Ado><Data>1200</Data><Cnt>1</Cnt><Retries>300</Retries></InitCmd><InitCmd><Transition>IP</Transition><Comment><![CDATA[check device state for PREOP]]></Comment><Requires>cycle</Requires><Cmd>4</Cmd><Adp>1001</Adp><Ado>304</Ado><Data>000000000000</Data><Cnt>1</Cnt><Retries>3</Retries><Validate><Data>020000000000</Data><DataMask>1f0000000000</DataMask><Timeout>2000</Timeout></Validate></InitCmd><InitCmd><Transition>IP</Transition><Transition>BI</Transition><Comment><![CDATA[assign EEPROM back to ECAT]]></Comment><Requires>cycle</Requires><Cmd>2</Cmd><Adp>0</Adp><Ado>1280</Ado><Data>00</Data><Retries>3</Retries></InitCmd><InitCmd><Transition>IB</Transition><Comment><![CDATA[set device state to BOOT]]></Comment><Requires>cycle</Requires><Cmd>5</Cmd><Adp>1001</Adp><Ado>288</Ado><Data>1300</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>IB</Transition><Comment><![CDATA[check device state for BOOT]]></Comment><Requires>cycle</Requires><Cmd>4</Cmd><Adp>1001</Adp><Ado>304</Ado><Data>000000000000</Data><Cnt>1</Cnt><Retries>3</Retries><Validate><Data>030000000000</Data><DataMask>1f0000000000</DataMask><Timeout>2000</Timeout></Validate></InitCmd><InitCmd><Transition>PS</Transition><Comment><![CDATA[set device state to SAFEOP]]></Comment><Requires>cycle</Requires><Cmd>5</Cmd><Adp>1001</Adp><Ado>288</Ado><Data>0400</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>PS</Transition><Comment><![CDATA[check device state for SAFEOP]]></Comment><Requires>cycle</Requires><Cmd>4</Cmd><Adp>1001</Adp><Ado>304</Ado><Data>000000000000</Data><Cnt>1</Cnt><Retries>3</Retries><Validate><Data>040000000000</Data><DataMask>1f0000000000</DataMask><Timeout>9000</Timeout></Validate></InitCmd><InitCmd><Transition>OS</Transition><Comment><![CDATA[check device state for SAFEOP]]></Comment><Requires>cycle</Requires><Cmd>4</Cmd><Adp>1001</Adp><Ado>304</Ado><Data>000000000000</Data><Retries>3</Retries><Validate><Data>040000000000</Data><DataMask>0f0000000000</DataMask><Timeout>200</Timeout></Validate></InitCmd><InitCmd><Transition>SO</Transition><Comment><![CDATA[set device state to OP]]></Comment><Requires>cycle</Requires><Cmd>5</Cmd><Adp>1001</Adp><Ado>288</Ado><Data>0800</Data><Cnt>1</Cnt><Retries>3</Retries></InitCmd><InitCmd><Transition>SO</Transition><Comment><![CDATA[check device state for OP]]></Comment><Requires>cycle</Requires><Cmd>4</Cmd><Adp>1001</Adp><Ado>304</Ado><Data>000000000000</Data><Cnt>1</Cnt><Retries>3</Retries><Validate><Data>080000000000</Data><DataMask>1f0000000000</DataMask><Timeout>9000</Timeout></Validate></InitCmd></InitCmds></Slave><Cyclic><CycleTime>2000</CycleTime><Frame><Cmd><State>PREOP</State><State>SAFEOP</State><State>OP</State><Comment><![CDATA[MISC; LRD; Poll Mailbox State]]></Comment><Cmd>10</Cmd><Addr>150994944</Addr><DataLength>2</DataLength><InputOffs>6</InputOffs><OutputOffs>6</OutputOffs></Cmd><Cmd><State>SAFEOP</State><State>OP</State><Comment><![CDATA[PD; LRW;]]></Comment><Cmd>12</Cmd><Addr>268435456</Addr><DataLength>4</DataLength><Cnt>3</Cnt><InputOffs>0</InputOffs><OutputOffs>0</OutputOffs></Cmd><Cmd><State>PREOP</State><State>SAFEOP</State><State>OP</State><Comment><![CDATA[MISC; BRD; AL Status Register]]></Comment><Cmd>7</Cmd><Adp>0</Adp><Ado>304</Ado><DataLength>2</DataLength><Cnt>1</Cnt><InputOffs>4</InputOffs><OutputOffs>4</OutputOffs></Cmd></Frame></Cyclic><ProcessImage><Inputs><ByteSize>8</ByteSize><Variable><Name>Slave_1001 [TIESC-002].TXPDO.32Bit Input</Name><DataType>UDINT</DataType><BitSize>32</BitSize><BitOffs>0</BitOffs></Variable></Inputs><Outputs><ByteSize>8</ByteSize><Variable><Name>Slave_1001 [TIESC-002].RxPDO.32Bit Output</Name><DataType>UDINT</DataType><BitSize>32</BitSize><BitOffs>0</BitOffs></Variable></Outputs></ProcessImage></Config></EtherCATConfig>