summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 905fe99)
raw | patch | inline | side by side (parent: 905fe99)
author | Simon Glass <sjg@chromium.org> | |
Wed, 29 Feb 2012 07:31:27 +0000 (07:31 +0000) | ||
committer | Albert ARIBAUD <albert.u.boot@aribaud.net> | |
Thu, 29 Mar 2012 06:12:50 +0000 (08:12 +0200) |
Select the port ordering for I2C on Seaboard.
Signed-off-by: Simon Glass <sjg@chromium.org>
Signed-off-by: Tom Warren <twarren@nvidia.com>
Signed-off-by: Simon Glass <sjg@chromium.org>
Signed-off-by: Tom Warren <twarren@nvidia.com>
board/nvidia/dts/tegra2-seaboard.dts | patch | blob | history |
index ad8169afd4e004e4fb92355b333f8e6999d05629..6ba3ec48f17788e584ef7807e3bbb4f026ff24eb 100644 (file)
/* This defines the order of our USB ports */
usb0 = "/usb@c5008000";
usb1 = "/usb@c5000000";
+
+ i2c0 = "/i2c@7000d000";
+ i2c1 = "/i2c@7000c000";
+ i2c2 = "/i2c@7000c400";
+ i2c3 = "/i2c@7000c500";
};
memory {
/* This is not used in U-Boot, but is expected to be in kernel .dts */
i2c@7000d000 {
+ clock-frequency = <100000>;
pmic@34 {
compatible = "ti,tps6586x";
reg = <0x34>;
usb@c5004000 {
status = "disabled";
};
+
+ i2c@7000c000 {
+ clock-frequency = <100000>;
+ };
+
+ i2c@7000c400 {
+ status = "disabled";
+ };
+
+ i2c@7000c500 {
+ clock-frequency = <100000>;
+ };
};