summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 716751b)
raw | patch | inline | side by side (parent: 716751b)
author | Bryan Brattlof <bb@ti.com> | |
Tue, 1 Feb 2022 22:06:44 +0000 (16:06 -0600) | ||
committer | Bryan Brattlof <bb@ti.com> | |
Fri, 18 Mar 2022 14:00:14 +0000 (09:00 -0500) |
These host IDs represent Processing Entities which is mandatory
identification of a Host in a processor
Provide the information for the Host IDs that are permitted in the am62x
Signed-off-by: Bryan Brattlof <bb@ti.com>
identification of a Host in a processor
Provide the information for the Host IDs that are permitted in the am62x
Signed-off-by: Bryan Brattlof <bb@ti.com>
Makefile | patch | blob | history | |
common/socinfo.c | patch | blob | history | |
soc/am62x/am62x_host_info.c | [new file with mode: 0644] | patch | blob |
soc/am62x/am62x_host_info.h | [new file with mode: 0644] | patch | blob |
diff --git a/Makefile b/Makefile
index 7f4e31376ab70cd3b53d14e56e4a6ce7b49758d8..9ce04b6260125d4793088a83b43a9c0aa1ef67c2 100644 (file)
--- a/Makefile
+++ b/Makefile
AM62XSOURCES =\
soc/am62x/am62x_devices_info.c \
- soc/am62x/am62x_clocks_info.c
+ soc/am62x/am62x_clocks_info.c \
+ soc/am62x/am62x_host_info.c
COMMONOBJECTS= $(COMMONSOURCES:.c=.o)
AM65XOBJECTS= $(AM65XSOURCES:.c=.o)
diff --git a/common/socinfo.c b/common/socinfo.c
index c6505194a367e7cc7610c4c301232982c748b6c4..59b7f84ea94b4f264481a8ddc7ff17a9aee5a0ec 100644 (file)
--- a/common/socinfo.c
+++ b/common/socinfo.c
#include <soc/am64x/am64x_rm_info.h>
#include <soc/am62x/am62x_devices_info.h>
#include <soc/am62x/am62x_clocks_info.h>
+#include <soc/am62x/am62x_host_info.h>
/* Assuming these addresses and definitions stay common across K3 devices */
#define CTRLMMR_WKUP_JTAG_DEVICE_ID 0x43000018
{
struct ti_sci_info *sci_info = &soc_info.sci_info;
+ sci_info->host_info = am62x_host_info;
+ sci_info->num_hosts = AM62X_MAX_HOST_IDS;
sci_info->devices_info = am62x_devices_info;
sci_info->num_devices = AM62X_MAX_DEVICES;
sci_info->clocks_info = am62x_clocks_info;
diff --git a/soc/am62x/am62x_host_info.c b/soc/am62x/am62x_host_info.c
--- /dev/null
@@ -0,0 +1,54 @@
+/*
+ * AM62X Hosts Info
+ *
+ * Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ *
+ * Redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer.
+ *
+ * Redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the
+ * distribution.
+ *
+ * Neither the name of Texas Instruments Incorporated nor the names of
+ * its contributors may be used to endorse or promote products derived
+ * from this software without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+ * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+ * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+ * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+ * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+ * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+ * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+ * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+ * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+ * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#include <tisci.h>
+#include <socinfo.h>
+
+struct ti_sci_host_info am62x_host_info[] = {
+ [0] = {0, "TIFS", "Secure", "Device Management and Security Control"},
+ [1] = {254, "DM", "Non Secure", "Device Management"},
+ [2] = {35, "MAIN_0_R5_0", "Secure", "Cortex R5_0 context 0 on Main island(BOOT)"},
+ [3] = {36, "MAIN_0_R5_1", "Non Secure", "Cortex R5_0 context 1 on Main island"},
+ [4] = {37, "MAIN_0_R5_2", "Secure", "Cortex R5_0 context 2 on Main island"},
+ [5] = {38, "MAIN_0_R5_3", "Non Secure", "Cortex R5_0 context 3 on Main island"},
+ [6] = {10, "A53_0", "Secure", "Cortex a53 context 0 on Main islana - ATF"},
+ [7] = {11, "A53_1", "Non Secure", "Cortex A53 context 1 on Main island - EL2/Hyp"},
+ [8] = {12, "A53_2", "Non Secure", "Cortex A53 context 2 on Main island - VM/OS1"},
+ [9] = {13, "A53_3", "Non Secure", "Cortex A53 context 3 on Main island - VM2/OS2"},
+ [10] = {30, "M4_0", "Non Secure", "M4"},
+ [11] = {31, "GPU", "Non Secure", "GPU context 0 on Main island"},
+ [12] = {50, "ICSSG_0", "Non Secure", "ICSSG context 0 on Main island"},
+ [13] = {250, "DM2TIFS", "Secure", "DM to TIFS communication"},
+ [14] = {251, "TIFS2DM", "Non Secure", "TIFS to DM communication"},
+};
diff --git a/soc/am62x/am62x_host_info.h b/soc/am62x/am62x_host_info.h
--- /dev/null
@@ -0,0 +1,58 @@
+/*
+ * AM62X Host Info
+ *
+ * Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ *
+ * Redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer.
+ *
+ * Redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the
+ * distribution.
+ *
+ * Neither the name of Texas Instruments Incorporated nor the names of
+ * its contributors may be used to endorse or promote products derived
+ * from this software without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+ * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+ * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+ * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+ * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+ * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+ * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+ * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+ * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+ * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#ifndef __AM62X_HOST_INFO_H
+#define __AM62X_HOST_INFO_H
+
+#define AM62X_HOST_ID_TIFS 0
+#define AM62X_HOST_ID_DM 254
+#define AM62X_HOST_ID_MAIN_0_R5_0 35
+#define AM62X_HOST_ID_MAIN_0_R5_1 36
+#define AM62X_HOST_ID_MAIN_0_R5_2 37
+#define AM62X_HOST_ID_MAIN_0_R5_3 38
+#define AM62X_HOST_ID_A53_0 10
+#define AM62X_HOST_ID_A53_1 11
+#define AM62X_HOST_ID_A53_2 12
+#define AM62X_HOST_ID_A53_3 13
+#define AM62X_HOST_ID_M4_0 30
+#define AM62X_HOST_ID_GPU 31
+#define AM62X_HOST_ID_ICSSG_0 50
+#define AM62X_HOST_ID_DM2TIFS 250
+#define AM62X_HOST_ID_TIFS2DM 251
+
+#define AM62X_MAX_HOST_IDS 15
+
+extern struct ti_sci_host_info am62x_host_info[];
+
+#endif /* __AM62X_HOST_INFO_H */
\ No newline at end of file