]> Gitweb @ Texas Instruments - Open Source Git Repositories - git.TI.com/gitweb - keystone-rtos/edma3_lld.git/blob - examples/edma3_driver/evmtda2xx_M4/rtsc_config/edma3_drv_bios6_tda2xx_m4_c0_st_sample.cfg
Change required for moving to new BIOS version
[keystone-rtos/edma3_lld.git] / examples / edma3_driver / evmtda2xx_M4 / rtsc_config / edma3_drv_bios6_tda2xx_m4_c0_st_sample.cfg
1 /*use modules*/
2 var Task = xdc.useModule ("ti.sysbios.knl.Task");
3 var BIOS      = xdc.useModule ("ti.sysbios.BIOS");
4 var Startup   = xdc.useModule ("xdc.runtime.Startup");
5 var System    = xdc.useModule ("xdc.runtime.System");
6 var Log       = xdc.useModule ("xdc.runtime.Log");
7 var Hwi = xdc.useModule('ti.sysbios.hal.Hwi');
8 var Semaphore = xdc.useModule('ti.sysbios.knl.Semaphore');
9 var Cache0 = xdc.useModule('ti.sysbios.hal.Cache');
10 var Error = xdc.useModule('xdc.runtime.Error');
11 var HwiM3       = xdc.useModule('ti.sysbios.family.arm.m3.Hwi');
12 var Program     = xdc.useModule("xdc.cfg.Program");
13 var InitXbar    = xdc.useModule("ti.sysbios.family.shared.vayu.IntXbar");
15 /* ISR/SWI stack        */
16 Program.stack           = 0x4000;
18 /* Heap used when creating semaphore's, TSK's or malloc() ... */
19 Program.heap            = 0x15000;
21 /*Program.sectMap[".ducatiBoot"]          = "L2_RAM";
22 Program.sectMap[".bootVecs"]            = "L2_RAM";
23 Program.sectMap[".ducatiGates"]         = "L2_RAM"; 
24 */
26 /* enable print of exception handing info */
27 HwiM3.enableException = true;
29 /* DSP/BIOS expects this to set to 1 */
30 var Core        = xdc.useModule('ti.sysbios.family.arm.ducati.Core');
31 Core.id = 0;
32 Core.ipuId = 1;
33 /*
34 var M3Hwi = xdc.useModule('ti.sysbios.family.arm.m3.Hwi');
35 M3Hwi.resetVectorAddress = (Core.id + 1) * 0 + 0x20000400;
36 M3Hwi.vectorTableAddress = M3Hwi.resetVectorAddress; 
37 */
38 /* USE EDMA3 Sample App */
39 //xdc.loadPackage('ti.sdo.edma3.drv.sample');
41 /* MMU/Cache related configurations                                           */
42 var Cache1  = xdc.useModule('ti.sysbios.hal.unicache.Cache');
43 var AMMU    = xdc.useModule('ti.sysbios.hal.ammu.AMMU');
45 /* Enable the cache                                                           */
46 Cache1.enableCache = true;
48 //if (Core.id == 0)
49 /*{
50         AMMU.mediumPages[1].pageEnabled = AMMU.Enable_YES;
51         AMMU.mediumPages[1].logicalAddress = 0x60000000;
52         AMMU.mediumPages[1].translatedAddress = 0x43300000;
53         AMMU.mediumPages[1].translationEnabled = AMMU.Enable_YES;
54         AMMU.mediumPages[1].size = AMMU.Medium_256K;
55         AMMU.mediumPages[1].L1_cacheable = AMMU.CachePolicy_NON_CACHEABLE;
56         AMMU.mediumPages[1].L1_posted = AMMU.PostedPolicy_NON_POSTED;
57         AMMU.mediumPages[1].L2_cacheable = AMMU.CachePolicy_NON_CACHEABLE;
58         AMMU.mediumPages[1].L2_posted = AMMU.PostedPolicy_NON_POSTED;
59 }*/
61 if (Core.id == 1)
62 {
63         var GateDualCore = xdc.useModule('ti.sysbios.family.arm.ducati.GateDualCore');
64         GateDualCore.initGates = true;
65 }
67 Task.initStackFlag = false;
68 Task.checkStackFlag = false;
70 Hwi.initStackFlag = false;
71 Hwi.checkStackFlag = false;
73 var segPlacement = xdc.loadCapsule("app_mem_seg_placement_ipu1_0.cfg");
74 segPlacement.init();