]> Gitweb @ Texas Instruments - Open Source Git Repositories - git.TI.com/gitweb - keystone-rtos/edma3_lld.git/blob - examples/edma3_driver/evmtda2xx_M4/rtsc_config/edma3_drv_bios6_tda2xx_m4_st_sample.cfg
accepting custom config.bld and Platform name
[keystone-rtos/edma3_lld.git] / examples / edma3_driver / evmtda2xx_M4 / rtsc_config / edma3_drv_bios6_tda2xx_m4_st_sample.cfg
1 /*use modules*/\r
2 var Task = xdc.useModule ("ti.sysbios.knl.Task");\r
3 var BIOS      = xdc.useModule ("ti.sysbios.BIOS");\r
4 var Startup   = xdc.useModule ("xdc.runtime.Startup");\r
5 var System    = xdc.useModule ("xdc.runtime.System");\r
6 var Log       = xdc.useModule ("xdc.runtime.Log");\r
7 var Hwi = xdc.useModule('ti.sysbios.hal.Hwi');\r
8 var Semaphore = xdc.useModule('ti.sysbios.knl.Semaphore');\r
9 var Cache0 = xdc.useModule('ti.sysbios.hal.Cache');\r
10 var Error = xdc.useModule('xdc.runtime.Error');\r
11 var HwiM3       = xdc.useModule('ti.sysbios.family.arm.m3.Hwi');\r
12 var Program     = xdc.useModule("xdc.cfg.Program");\r
13 var InitXbar    = xdc.useModule("ti.sysbios.hal.vayu.IntXbar");\r
14 \r
15 /* ISR/SWI stack        */\r
16 Program.stack           = 0x4000;\r
17 \r
18 /* Heap used when creating semaphore's, TSK's or malloc() ... */\r
19 Program.heap            = 0x15000;\r
20 \r
21 Program.sectMap[".ducatiBoot"]          = "L2_RAM";\r
22 Program.sectMap[".bootVecs"]            = "L2_RAM";\r
23 Program.sectMap[".ducatiGates"]         = "L2_RAM"; \r
24 \r
25 \r
26 /* enable print of exception handing info */\r
27 HwiM3.enableException = true;\r
28 \r
29 /* DSP/BIOS expects this to set to 1 */\r
30 var Core        = xdc.useModule('ti.sysbios.family.arm.ducati.Core');\r
31 Core.id = 0;\r
32 \r
33 var M3Hwi = xdc.useModule('ti.sysbios.family.arm.m3.Hwi');\r
34 M3Hwi.resetVectorAddress = (Core.id + 1) * 0 + 0x20000400;\r
35 M3Hwi.vectorTableAddress = M3Hwi.resetVectorAddress; \r
36 \r
37 /* USE EDMA3 Sample App */\r
38 //xdc.loadPackage('ti.sdo.edma3.drv.sample');\r
39 \r
40 /* MMU/Cache related configurations                                           */\r
41 var Cache1  = xdc.useModule('ti.sysbios.hal.unicache.Cache');\r
42 var AMMU    = xdc.useModule('ti.sysbios.hal.ammu.AMMU');\r
43 \r
44 /* Enable the cache                                                           */\r
45 Cache1.enableCache = true;\r
46 \r
47 AMMU.mediumPages[1].pageEnabled = AMMU.Enable_YES;\r
48 AMMU.mediumPages[1].logicalAddress = 0x60000000;\r
49 AMMU.mediumPages[1].translatedAddress = 0x43300000;\r
50 AMMU.mediumPages[1].translationEnabled = AMMU.Enable_YES;\r
51 AMMU.mediumPages[1].size = AMMU.Medium_256K;\r
52 AMMU.mediumPages[1].L1_cacheable = AMMU.CachePolicy_NON_CACHEABLE;\r
53 AMMU.mediumPages[1].L1_posted = AMMU.PostedPolicy_NON_POSTED;\r
54 AMMU.mediumPages[1].L2_cacheable = AMMU.CachePolicy_NON_CACHEABLE;\r
55 AMMU.mediumPages[1].L2_posted = AMMU.PostedPolicy_NON_POSTED;\r
56   \r
57 \r
58 Task.initStackFlag = false;\r
59 Task.checkStackFlag = false;\r
60 \r
61 Hwi.initStackFlag = false;\r
62 Hwi.checkStackFlag = false;\r