1 <!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
2 <html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
3 <title>EDMA3 Resource Manager: edma3_rm.h File Reference</title>
4 <link href="tabs.css" rel="stylesheet" type="text/css">
5 <link href="doxygen.css" rel="stylesheet" type="text/css">
6 </head><body>
7 <!-- Generated by Doxygen 1.5.9 -->
8 <div class="navigation" id="top">
9 <div class="tabs">
10 <ul>
11 <li><a href="index.html"><span>Main Page</span></a></li>
12 <li><a href="modules.html"><span>Modules</span></a></li>
13 <li><a href="annotated.html"><span>Data Structures</span></a></li>
14 <li class="current"><a href="files.html"><span>Files</span></a></li>
15 </ul>
16 </div>
17 <div class="tabs">
18 <ul>
19 <li><a href="files.html"><span>File List</span></a></li>
20 <li><a href="globals.html"><span>Globals</span></a></li>
21 </ul>
22 </div>
23 </div>
24 <div class="contents">
25 <h1>edma3_rm.h File Reference</h1>EDMA3 Controller Resource Manager Interface.
26 <a href="#_details">More...</a>
27 <p>
28 <code>#include <<a class="el" href="edma3__common_8h_source.html">ti/sdo/edma3/rm/edma3_common.h</a>></code><br>
30 <p>
31 <a href="edma3__rm_8h_source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
32 <tr><td></td></tr>
33 <tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
34 <tr><td class="memItemLeft" nowrap align="right" valign="top">struct </td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__RM__GblErrCallbackParams.html">EDMA3_RM_GblErrCallbackParams</a></td></tr>
36 <tr><td class="mdescLeft"> </td><td class="mdescRight">Global Error Callback parameters. <a href="structEDMA3__RM__GblErrCallbackParams.html#_details">More...</a><br></td></tr>
37 <tr><td class="memItemLeft" nowrap align="right" valign="top">struct </td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__RM__ResDesc.html">EDMA3_RM_ResDesc</a></td></tr>
39 <tr><td class="mdescLeft"> </td><td class="mdescRight">Handle to a Resource. <a href="structEDMA3__RM__ResDesc.html#_details">More...</a><br></td></tr>
40 <tr><td class="memItemLeft" nowrap align="right" valign="top">struct </td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__RM__GblConfigParams.html">EDMA3_RM_GblConfigParams</a></td></tr>
42 <tr><td class="mdescLeft"> </td><td class="mdescRight">Init-time Configuration structure for EDMA3 controller, to provide Global SoC specific Information. <a href="structEDMA3__RM__GblConfigParams.html#_details">More...</a><br></td></tr>
43 <tr><td class="memItemLeft" nowrap align="right" valign="top">struct </td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__RM__InstanceInitConfig.html">EDMA3_RM_InstanceInitConfig</a></td></tr>
45 <tr><td class="mdescLeft"> </td><td class="mdescRight">Init-time Region Specific Configuration structure for EDMA3 RM, to provide region specific Information. <a href="structEDMA3__RM__InstanceInitConfig.html#_details">More...</a><br></td></tr>
46 <tr><td class="memItemLeft" nowrap align="right" valign="top">struct </td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__RM__Param.html">EDMA3_RM_Param</a></td></tr>
48 <tr><td class="mdescLeft"> </td><td class="mdescRight">Used to Initialize the Resource Manager Instance. <a href="structEDMA3__RM__Param.html#_details">More...</a><br></td></tr>
49 <tr><td class="memItemLeft" nowrap align="right" valign="top">struct </td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__RM__MiscParam.html">EDMA3_RM_MiscParam</a></td></tr>
51 <tr><td class="mdescLeft"> </td><td class="mdescRight">Used to specify the miscellaneous options during Resource Manager Initialization. <a href="structEDMA3__RM__MiscParam.html#_details">More...</a><br></td></tr>
52 <tr><td class="memItemLeft" nowrap align="right" valign="top">struct </td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__RM__ParamentryRegs.html">EDMA3_RM_ParamentryRegs</a></td></tr>
54 <tr><td class="mdescLeft"> </td><td class="mdescRight">EDMA3 PaRAM Set. <a href="structEDMA3__RM__ParamentryRegs.html#_details">More...</a><br></td></tr>
55 <tr><td class="memItemLeft" nowrap align="right" valign="top">struct </td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__RM__PaRAMRegs.html">EDMA3_RM_PaRAMRegs</a></td></tr>
57 <tr><td class="mdescLeft"> </td><td class="mdescRight">EDMA3 PaRAM Set in User Configurable format. <a href="structEDMA3__RM__PaRAMRegs.html#_details">More...</a><br></td></tr>
58 <tr><td colspan="2"><br><h2>Defines</h2></td></tr>
59 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g2bc56ec70e329a97072891f90ed78bf9"></a><!-- doxytag: member="edma3_rm.h::EDMA3_RM_RES_ANY" ref="g2bc56ec70e329a97072891f90ed78bf9" args="" -->
60 #define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResType.html#g2bc56ec70e329a97072891f90ed78bf9">EDMA3_RM_RES_ANY</a> (1010u)</td></tr>
62 <tr><td class="mdescLeft"> </td><td class="mdescRight">Used to specify any available Resource Id (<a class="el" href="structEDMA3__RM__ResDesc.html#8fffc8bd17e838ce866a225ffe14ce02">EDMA3_RM_ResDesc.resId</a>). <br></td></tr>
63 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMErrCode.html#gb014f5a62cb4f050873d3836cc189ca7">EDMA3_RM_E_BASE</a> (-155)</td></tr>
65 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMErrCode.html#g9b69fe3203335237b365833e70d49ff8">EDMA3_RM_E_OBJ_NOT_DELETED</a> (EDMA3_RM_E_BASE)</td></tr>
67 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMErrCode.html#gaf4a8d35e9b2acedc8962b56e02a776f">EDMA3_RM_E_OBJ_NOT_CLOSED</a> (EDMA3_RM_E_BASE-1)</td></tr>
69 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMErrCode.html#g0127b16958e3caa025b1fa678251349a">EDMA3_RM_E_OBJ_NOT_OPENED</a> (EDMA3_RM_E_BASE-2)</td></tr>
71 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMErrCode.html#g515ee7881e4bd19c1af01a5518bb5608">EDMA3_RM_E_INVALID_PARAM</a> (EDMA3_RM_E_BASE-3)</td></tr>
73 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMErrCode.html#gbfb8e410466d8c4373aefeddc9f81dc2">EDMA3_RM_E_RES_ALREADY_FREE</a> (EDMA3_RM_E_BASE-4)</td></tr>
75 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMErrCode.html#gc6c5d09c61d9b2549269576e6d31e41a">EDMA3_RM_E_RES_NOT_OWNED</a> (EDMA3_RM_E_BASE-5)</td></tr>
77 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMErrCode.html#g3b062119a0e29e3c9ba65c5e6ffb0629">EDMA3_RM_E_SPECIFIED_RES_NOT_AVAILABLE</a> (EDMA3_RM_E_BASE-6)</td></tr>
79 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMErrCode.html#gda9f7091b0b9d2ef91485e72e88eb27b">EDMA3_RM_E_ALL_RES_NOT_AVAILABLE</a> (EDMA3_RM_E_BASE-7)</td></tr>
81 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMErrCode.html#ge0e83d8e8229a31316f77285554c67a8">EDMA3_RM_E_INVALID_STATE</a> (EDMA3_RM_E_BASE-8)</td></tr>
83 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMErrCode.html#g4b2559090dd93344d121c02bc0dbd369">EDMA3_RM_E_MAX_RM_INST_OPENED</a> (EDMA3_RM_E_BASE-9)</td></tr>
85 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMErrCode.html#g7c4aba313c475ed818203053007d8e74">EDMA3_RM_E_RM_MASTER_ALREADY_EXISTS</a> (EDMA3_RM_E_BASE-10)</td></tr>
87 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMErrCode.html#ga97036c99c34f9837e7272f8c50e6b21">EDMA3_RM_E_CALLBACK_ALREADY_REGISTERED</a> (EDMA3_RM_E_BASE-11)</td></tr>
89 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMErrCode.html#g610aeab3e667a0edbaf9a673c6253b5b">EDMA3_RM_E_SEMAPHORE</a> (EDMA3_RM_E_BASE-12)</td></tr>
91 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMErrCode.html#g6e01bd5ae80120e94b9624b03bd4f354">EDMA3_RM_E_FEATURE_UNSUPPORTED</a> (EDMA3_RM_E_BASE-13)</td></tr>
93 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMErrCode.html#g5e0b75a258b42f40a54c1827d6dbdd13">EDMA3_RM_E_RES_NOT_ALLOCATED</a> (EDMA3_RM_E_BASE-14)</td></tr>
95 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#g97cdc5ef936a13a0511ded85385cdfc6">EDMA3_RM_DMA_CHANNEL_ANY</a> (1011u)</td></tr>
97 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#g3feac8298cdc0d35b02e4932e6a7d59f">EDMA3_RM_QDMA_CHANNEL_ANY</a> (1012u)</td></tr>
99 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#gf7d4a0f69df53d72e3fcc12816aa600e">EDMA3_RM_TCC_ANY</a> (1013u)</td></tr>
101 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#ge69b6d16d4e673690ddf4208465b74b0">EDMA3_RM_PARAM_ANY</a> (1014u)</td></tr>
103 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#g2bd465038593def3a5c561d7c561a1fd">EDMA3_RM_CH_NO_PARAM_MAP</a> (1015u)</td></tr>
105 <tr><td class="memItemLeft" nowrap align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#gaf9c51774af350a6e60dac73a55963ed">EDMA3_RM_CH_NO_TCC_MAP</a> (1016u)</td></tr>
107 <tr><td colspan="2"><br><h2>Typedefs</h2></td></tr>
108 <tr><td class="memItemLeft" nowrap align="right" valign="top">typedef void(* </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMStatus.html#g6768147ae320fd3951df6762133d2ede">EDMA3_RM_GblErrCallback</a> )(<a class="el" href="group__Edma3RMStatus.html#g16a012f757d48bd975b8ea0c971be3ab">EDMA3_RM_GlobalError</a> deviceStatus, unsigned int instanceId, void *gblerrData)</td></tr>
110 <tr><td class="mdescLeft"> </td><td class="mdescRight">Global Error callback - caters to module events like bus error etc which are not channel specific. Runs in ISR context. <a href="group__Edma3RMStatus.html#g6768147ae320fd3951df6762133d2ede"></a><br></td></tr>
111 <tr><td class="memItemLeft" nowrap align="right" valign="top">typedef void(* </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMIntrMgrChannel.html#gadca81927be74261ef874009bf8e37d3">EDMA3_RM_TccCallback</a> )(unsigned int tcc, <a class="el" href="group__Edma3RMStatus.html#g6552b0f8faaf17b884686da3bdcb955f">EDMA3_RM_TccStatus</a> status, void *appData)</td></tr>
113 <tr><td class="mdescLeft"> </td><td class="mdescRight">TCC callback - caters to channel-specific events like "Event Miss Error" or "Transfer Complete". Runs in ISR context. <a href="group__Edma3RMIntrMgrChannel.html#gadca81927be74261ef874009bf8e37d3"></a><br></td></tr>
114 <tr><td class="memItemLeft" nowrap align="right" valign="top">typedef unsigned int </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMMain.html#g95ce8c6a9989cc4bbd29e0234e6ee5e4">EDMA3_RM_RegionId</a></td></tr>
116 <tr><td class="mdescLeft"> </td><td class="mdescRight">EDMA3 Region Id. <a href="group__Edma3RMMain.html#g95ce8c6a9989cc4bbd29e0234e6ee5e4"></a><br></td></tr>
117 <tr><td class="memItemLeft" nowrap align="right" valign="top">typedef unsigned int </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMMain.html#g73da34ea04a5d4c536919febc341ff2a">EDMA3_RM_EventQueue</a></td></tr>
119 <tr><td class="mdescLeft"> </td><td class="mdescRight">EDMA3 Event Queue assignment. <a href="group__Edma3RMMain.html#g73da34ea04a5d4c536919febc341ff2a"></a><br></td></tr>
120 <tr><td colspan="2"><br><h2>Enumerations</h2></td></tr>
121 <tr><td class="memItemLeft" nowrap align="right" valign="top">enum </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMStatus.html#g6552b0f8faaf17b884686da3bdcb955f">EDMA3_RM_TccStatus</a> { <br>
122 <a class="el" href="group__Edma3RMStatus.html#gg6552b0f8faaf17b884686da3bdcb955f5622a3db75c641b1ae3ea335978b4520">EDMA3_RM_XFER_COMPLETE</a> = 1,
123 <br>
124 <a class="el" href="group__Edma3RMStatus.html#gg6552b0f8faaf17b884686da3bdcb955f6cf71fce76ce1cce31e7bca576fde04d">EDMA3_RM_E_CC_DMA_EVT_MISS</a> = 2,
125 <br>
126 <a class="el" href="group__Edma3RMStatus.html#gg6552b0f8faaf17b884686da3bdcb955f9cbbf1da9c1b57d04438bc64d69f64e8">EDMA3_RM_E_CC_QDMA_EVT_MISS</a> = 3
127 <br>
128 }</td></tr>
130 <tr><td class="mdescLeft"> </td><td class="mdescRight">This enum defines the channel specific status codes of an EDMA3 transfer. It is returned while calling the channel specific callback function to tell the status. <a href="group__Edma3RMStatus.html#g6552b0f8faaf17b884686da3bdcb955f">More...</a><br></td></tr>
131 <tr><td class="memItemLeft" nowrap align="right" valign="top">enum </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMStatus.html#g16a012f757d48bd975b8ea0c971be3ab">EDMA3_RM_GlobalError</a> { <br>
132 <a class="el" href="group__Edma3RMStatus.html#gg16a012f757d48bd975b8ea0c971be3ab67c32e3e11c96cc049c518a59f032a70">EDMA3_RM_E_CC_QUE_THRES_EXCEED</a> = 1,
133 <br>
134 <a class="el" href="group__Edma3RMStatus.html#gg16a012f757d48bd975b8ea0c971be3ab15eeafe3ddc875b7571a98e9c884222d">EDMA3_RM_E_CC_TCC</a> = 2,
135 <br>
136 <a class="el" href="group__Edma3RMStatus.html#gg16a012f757d48bd975b8ea0c971be3ab9952222420c3a56606ba380edbaaf9e9">EDMA3_RM_E_TC_MEM_LOCATION_READ_ERROR</a> = 3,
137 <br>
138 <a class="el" href="group__Edma3RMStatus.html#gg16a012f757d48bd975b8ea0c971be3ab56ede56517c9fa52d205b2f65750bdfc">EDMA3_RM_E_TC_MEM_LOCATION_WRITE_ERROR</a> = 4,
139 <br>
140 <a class="el" href="group__Edma3RMStatus.html#gg16a012f757d48bd975b8ea0c971be3ab7774e7eed3ad708e68c7ab8b2454abbf">EDMA3_RM_E_TC_INVALID_ADDR</a> = 5,
141 <br>
142 <a class="el" href="group__Edma3RMStatus.html#gg16a012f757d48bd975b8ea0c971be3ab1ebe8bff6b178fb7f7b5f1b540eccf93">EDMA3_RM_E_TC_TR_ERROR</a> = 6
143 <br>
144 }</td></tr>
146 <tr><td class="mdescLeft"> </td><td class="mdescRight">This enum defines the global (not specific to any channel) error codes of completion of an EDMA3 transfer. <a href="group__Edma3RMStatus.html#g16a012f757d48bd975b8ea0c971be3ab">More...</a><br></td></tr>
147 <tr><td class="memItemLeft" nowrap align="right" valign="top">enum </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResType.html#g05b92650ee862481552b709fe0f4f904">EDMA3_RM_ResType</a> { <br>
148 <a class="el" href="group__Edma3ResType.html#gg05b92650ee862481552b709fe0f4f90476969f54bf15dd78fc14ab2b95878a67">EDMA3_RM_RES_DMA_CHANNEL</a> = 1,
149 <br>
150 <a class="el" href="group__Edma3ResType.html#gg05b92650ee862481552b709fe0f4f904ae2e7e5b11cdf3639b9dd136228398f6">EDMA3_RM_RES_QDMA_CHANNEL</a> = 2,
151 <br>
152 <a class="el" href="group__Edma3ResType.html#gg05b92650ee862481552b709fe0f4f9044cc4cd8404e3c1f7ad691bbbb050230b">EDMA3_RM_RES_TCC</a> = 3,
153 <br>
154 <a class="el" href="group__Edma3ResType.html#gg05b92650ee862481552b709fe0f4f904eb1f89bd49855b2bf172f25d87861dbd">EDMA3_RM_RES_PARAM_SET</a> = 4
155 <br>
156 }</td></tr>
158 <tr><td class="mdescLeft"> </td><td class="mdescRight">EDMA3 Resource Type. <a href="group__Edma3ResType.html#g05b92650ee862481552b709fe0f4f904">More...</a><br></td></tr>
159 <tr><td class="memItemLeft" nowrap align="right" valign="top">enum </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#g3b0df3797d7f94e5f812aa1d732f5983">EDMA3_RM_HW_CHANNEL_EVENT</a> { <br>
160 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f598336383be93339425d5aed5ea8f4f0f424">EDMA3_RM_HW_CHANNEL_EVENT_0</a> = 0,
161 <br>
162 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983c4bcf908f99dd4a3405694b5f7d32cd6">EDMA3_RM_HW_CHANNEL_EVENT_1</a>,
163 <br>
164 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983707a8c6c78f5b139cf91e5de82960d56">EDMA3_RM_HW_CHANNEL_EVENT_2</a>,
165 <br>
166 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59833ee1fd2d9efe34035c2325d40a6c88d2">EDMA3_RM_HW_CHANNEL_EVENT_3</a>,
167 <br>
168 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983a902d93f35dfadeff02c88d4602e90d8">EDMA3_RM_HW_CHANNEL_EVENT_4</a>,
169 <br>
170 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983b1aaab278b7ff001e6c0208253218583">EDMA3_RM_HW_CHANNEL_EVENT_5</a>,
171 <br>
172 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f598395c8501532da8df12256542c4c5eaa9d">EDMA3_RM_HW_CHANNEL_EVENT_6</a>,
173 <br>
174 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983b9f2b16098a1d2a640163855ca20561a">EDMA3_RM_HW_CHANNEL_EVENT_7</a>,
175 <br>
176 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983863bc4b0d87e6f88c913a55362c4c0fe">EDMA3_RM_HW_CHANNEL_EVENT_8</a>,
177 <br>
178 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f598389ba7f3e0f5779fb5aeb44d8762a2786">EDMA3_RM_HW_CHANNEL_EVENT_9</a>,
179 <br>
180 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983940fd8b1dadd049651ec55dee523bc76">EDMA3_RM_HW_CHANNEL_EVENT_10</a>,
181 <br>
182 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f598389e615b09da9622a28b93c852df5ff73">EDMA3_RM_HW_CHANNEL_EVENT_11</a>,
183 <br>
184 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983bf3c0aa627d88cb7f6b6bc49b1f6af2b">EDMA3_RM_HW_CHANNEL_EVENT_12</a>,
185 <br>
186 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983fc4a86a5abdc0daac2523c0ac5ff3d81">EDMA3_RM_HW_CHANNEL_EVENT_13</a>,
187 <br>
188 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59837eae9f6b88c1d820de33e947fecabc6d">EDMA3_RM_HW_CHANNEL_EVENT_14</a>,
189 <br>
190 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983a35a9951f83268c78506b6539b25ab53">EDMA3_RM_HW_CHANNEL_EVENT_15</a>,
191 <br>
192 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f598361d48d509e4103c06badc889edef347c">EDMA3_RM_HW_CHANNEL_EVENT_16</a>,
193 <br>
194 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983d63919826214431cb2bdc5362a3e4c9b">EDMA3_RM_HW_CHANNEL_EVENT_17</a>,
195 <br>
196 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f598319c2c9195e86f93bb8257a62d6c57aab">EDMA3_RM_HW_CHANNEL_EVENT_18</a>,
197 <br>
198 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983d93d0f638772470b319fc756ac231f20">EDMA3_RM_HW_CHANNEL_EVENT_19</a>,
199 <br>
200 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f598308682839f8c9fd5e096481660db3022e">EDMA3_RM_HW_CHANNEL_EVENT_20</a>,
201 <br>
202 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983d61c0666de7cacf0b7adc2edae48bfe9">EDMA3_RM_HW_CHANNEL_EVENT_21</a>,
203 <br>
204 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983d79a7a55181e36791c40e9f949337632">EDMA3_RM_HW_CHANNEL_EVENT_22</a>,
205 <br>
206 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983dba00c2fdee55b9daa7561a2db798947">EDMA3_RM_HW_CHANNEL_EVENT_23</a>,
207 <br>
208 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59839288ea07fb3dd39e08c4d787eba4425e">EDMA3_RM_HW_CHANNEL_EVENT_24</a>,
209 <br>
210 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f598302c7a9ea32aa72d702181413c82d0f5f">EDMA3_RM_HW_CHANNEL_EVENT_25</a>,
211 <br>
212 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f598360e9f7f2ee5e84046c9b4ed04348f1ed">EDMA3_RM_HW_CHANNEL_EVENT_26</a>,
213 <br>
214 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59833aab3e6c872e5cffc64d5c7ab7506106">EDMA3_RM_HW_CHANNEL_EVENT_27</a>,
215 <br>
216 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59830eb37ca83f31fc53739ad6b9a62ef486">EDMA3_RM_HW_CHANNEL_EVENT_28</a>,
217 <br>
218 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59834910e36da2653d3e39f5fb731512d7c9">EDMA3_RM_HW_CHANNEL_EVENT_29</a>,
219 <br>
220 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59837a6eee183c0d2d6b07dc3431baf3a7b2">EDMA3_RM_HW_CHANNEL_EVENT_30</a>,
221 <br>
222 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983458f13d20b7079c9a6690a7a56726b81">EDMA3_RM_HW_CHANNEL_EVENT_31</a>,
223 <br>
224 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983bbd7ce1b5cc1476dfcf2ac29535ce2a6">EDMA3_RM_HW_CHANNEL_EVENT_32</a>,
225 <br>
226 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f598354a3f186294089998e10d35c78142214">EDMA3_RM_HW_CHANNEL_EVENT_33</a>,
227 <br>
228 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983258ef2e36913df1ac176ad240d2091f1">EDMA3_RM_HW_CHANNEL_EVENT_34</a>,
229 <br>
230 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f598345a4c89288567bb72f805d3cac984c81">EDMA3_RM_HW_CHANNEL_EVENT_35</a>,
231 <br>
232 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983f2fbb953ea5c004259e199df0e78b814">EDMA3_RM_HW_CHANNEL_EVENT_36</a>,
233 <br>
234 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f598373cf6088d4f039a6ac4e0b0aa1091725">EDMA3_RM_HW_CHANNEL_EVENT_37</a>,
235 <br>
236 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59838ea8aacf961b9aa74ae4f359171a7f07">EDMA3_RM_HW_CHANNEL_EVENT_38</a>,
237 <br>
238 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59838e31f766b1f035301056fcfcb0f9900d">EDMA3_RM_HW_CHANNEL_EVENT_39</a>,
239 <br>
240 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59839931f0b931e163f8aa548532ad4a8a92">EDMA3_RM_HW_CHANNEL_EVENT_40</a>,
241 <br>
242 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59831279c7cdc29c44d941fcb09afdf50c41">EDMA3_RM_HW_CHANNEL_EVENT_41</a>,
243 <br>
244 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983341758d0920b983d7a7f726e811c259a">EDMA3_RM_HW_CHANNEL_EVENT_42</a>,
245 <br>
246 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59837671680d546db8b296813dec006650b2">EDMA3_RM_HW_CHANNEL_EVENT_43</a>,
247 <br>
248 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983ecdbd9734379a1567737bad475811500">EDMA3_RM_HW_CHANNEL_EVENT_44</a>,
249 <br>
250 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59832309b832c17eaac0e041fb54ac9be64f">EDMA3_RM_HW_CHANNEL_EVENT_45</a>,
251 <br>
252 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983bcbda367132da2ca7ff0bf826ff41a86">EDMA3_RM_HW_CHANNEL_EVENT_46</a>,
253 <br>
254 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59836d97432e612a4c8b61d98adac669530b">EDMA3_RM_HW_CHANNEL_EVENT_47</a>,
255 <br>
256 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983e5710ce16159d8c056fe9a0b1453fcd0">EDMA3_RM_HW_CHANNEL_EVENT_48</a>,
257 <br>
258 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f598337bac118eb47fb9cb0e6e3127417e6d5">EDMA3_RM_HW_CHANNEL_EVENT_49</a>,
259 <br>
260 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983cd3ebb81b605668d21f7122fc561f053">EDMA3_RM_HW_CHANNEL_EVENT_50</a>,
261 <br>
262 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983f89b055da2d0e76054db9a1bbbfb6c6d">EDMA3_RM_HW_CHANNEL_EVENT_51</a>,
263 <br>
264 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59836698aabf676fa24a1e206fe764684737">EDMA3_RM_HW_CHANNEL_EVENT_52</a>,
265 <br>
266 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59833302bef196d81f75ed3ae695b96b8c46">EDMA3_RM_HW_CHANNEL_EVENT_53</a>,
267 <br>
268 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983570ea28f7a9c793837b14efe8082411c">EDMA3_RM_HW_CHANNEL_EVENT_54</a>,
269 <br>
270 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983a2c27c123a44f395b294bb892fbac571">EDMA3_RM_HW_CHANNEL_EVENT_55</a>,
271 <br>
272 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983ed74bf8aec01ec615bb9e57702d7aa69">EDMA3_RM_HW_CHANNEL_EVENT_56</a>,
273 <br>
274 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983e24ae8a1db88427283550774c38e8955">EDMA3_RM_HW_CHANNEL_EVENT_57</a>,
275 <br>
276 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983cfd16b307370a799a1a9d6e03da4aaf2">EDMA3_RM_HW_CHANNEL_EVENT_58</a>,
277 <br>
278 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983a3cfc4353c4e6a4f748eeced40aa65e4">EDMA3_RM_HW_CHANNEL_EVENT_59</a>,
279 <br>
280 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983050e2ae137f83611b2ab9cd8e8edff2f">EDMA3_RM_HW_CHANNEL_EVENT_60</a>,
281 <br>
282 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983ac2979ff5bb64da0eb116a352b55a62e">EDMA3_RM_HW_CHANNEL_EVENT_61</a>,
283 <br>
284 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f59835aadeed141991d841e66fc8131cb1757">EDMA3_RM_HW_CHANNEL_EVENT_62</a>,
285 <br>
286 <a class="el" href="group__Edma3ResMgr.html#gg3b0df3797d7f94e5f812aa1d732f5983767291d80903f8e045ae8a09623d8b1c">EDMA3_RM_HW_CHANNEL_EVENT_63</a>
287 <br>
288 }</td></tr>
290 <tr><td class="mdescLeft"> </td><td class="mdescRight">DMA Channels assigned to different Hardware Events. They should be used while requesting a specific DMA channel. One possible usage is to maintain a SoC specific file, which will contain the mapping of these hardware events to the respective peripherals for better understanding and lesser probability of errors. Also, if any event associated with a particular peripheral gets changed, only that SoC specific file needs to be changed. <a href="group__Edma3ResMgr.html#g3b0df3797d7f94e5f812aa1d732f5983">More...</a><br></td></tr>
291 <tr><td class="memItemLeft" nowrap align="right" valign="top">enum </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#gcabe6aeb4a0ce496671777e783cdb2c4">EDMA3_RM_QdmaTrigWord</a> { <br>
292 <a class="el" href="group__Edma3ResMgr.html#ggcabe6aeb4a0ce496671777e783cdb2c404d3b9e93a0257fe8273ab578b661a5c">EDMA3_RM_QDMA_TRIG_OPT</a> = 0,
293 <br>
294 <a class="el" href="group__Edma3ResMgr.html#ggcabe6aeb4a0ce496671777e783cdb2c44bc02851c4946acb38f2349c784b73ce">EDMA3_RM_QDMA_TRIG_SRC</a> = 1,
295 <br>
296 <a class="el" href="group__Edma3ResMgr.html#ggcabe6aeb4a0ce496671777e783cdb2c4ec46b54b0ada6e466bdcc62b9ae28f2c">EDMA3_RM_QDMA_TRIG_ACNT_BCNT</a> = 2,
297 <br>
298 <a class="el" href="group__Edma3ResMgr.html#ggcabe6aeb4a0ce496671777e783cdb2c431db4f8d0eb86cf4dcb2f682ad03de22">EDMA3_RM_QDMA_TRIG_DST</a> = 3,
299 <br>
300 <a class="el" href="group__Edma3ResMgr.html#ggcabe6aeb4a0ce496671777e783cdb2c420cbe086b6dca356864ebf6dc623004d">EDMA3_RM_QDMA_TRIG_SRC_DST_BIDX</a> = 4,
301 <br>
302 <a class="el" href="group__Edma3ResMgr.html#ggcabe6aeb4a0ce496671777e783cdb2c41e57b62e9a39360332668725251e7562">EDMA3_RM_QDMA_TRIG_LINK_BCNTRLD</a> = 5,
303 <br>
304 <a class="el" href="group__Edma3ResMgr.html#ggcabe6aeb4a0ce496671777e783cdb2c4e320fffecb3cba6c6972b2d8116a60f1">EDMA3_RM_QDMA_TRIG_SRC_DST_CIDX</a> = 6,
305 <br>
306 <a class="el" href="group__Edma3ResMgr.html#ggcabe6aeb4a0ce496671777e783cdb2c4be3e5b6686f373cdf1979f11ee808824">EDMA3_RM_QDMA_TRIG_CCNT</a> = 7,
307 <br>
308 <a class="el" href="group__Edma3ResMgr.html#ggcabe6aeb4a0ce496671777e783cdb2c44182acec4e23b71fb8526ecbd154aa16">EDMA3_RM_QDMA_TRIG_DEFAULT</a> = 7
309 <br>
310 }</td></tr>
312 <tr><td class="mdescLeft"> </td><td class="mdescRight">QDMA Trigger Word. <a href="group__Edma3ResMgr.html#gcabe6aeb4a0ce496671777e783cdb2c4">More...</a><br></td></tr>
313 <tr><td class="memItemLeft" nowrap align="right" valign="top">enum </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#g73a8a7c45f838fa372757dca388c8a4f">EDMA3_RM_Cntrlr_PhyAddr</a> { <br>
314 <a class="el" href="group__Edma3ResMgr.html#gg73a8a7c45f838fa372757dca388c8a4fc23c4dcf4eed6dc198407fcee1aad625">EDMA3_RM_CC_PHY_ADDR</a> = 0,
315 <br>
316 <a class="el" href="group__Edma3ResMgr.html#gg73a8a7c45f838fa372757dca388c8a4f30216a365bc514ad05f04dd22744ade1">EDMA3_RM_TC0_PHY_ADDR</a>,
317 <br>
318 <a class="el" href="group__Edma3ResMgr.html#gg73a8a7c45f838fa372757dca388c8a4fd1e7745c273ef1cf2ced06118ee1f14a">EDMA3_RM_TC1_PHY_ADDR</a>,
319 <br>
320 <a class="el" href="group__Edma3ResMgr.html#gg73a8a7c45f838fa372757dca388c8a4f3073c53672cfdcaca3de79eb6cbd473f">EDMA3_RM_TC2_PHY_ADDR</a>,
321 <br>
322 <a class="el" href="group__Edma3ResMgr.html#gg73a8a7c45f838fa372757dca388c8a4f217286c7a9d29f96807359576fb78a57">EDMA3_RM_TC3_PHY_ADDR</a>,
323 <br>
324 <a class="el" href="group__Edma3ResMgr.html#gg73a8a7c45f838fa372757dca388c8a4f6f5594aee5fcfd2f27f900a7dba66269">EDMA3_RM_TC4_PHY_ADDR</a>,
325 <br>
326 <a class="el" href="group__Edma3ResMgr.html#gg73a8a7c45f838fa372757dca388c8a4fdc7abd04c57e1f71e2c97f8019e5d2b9">EDMA3_RM_TC5_PHY_ADDR</a>,
327 <br>
328 <a class="el" href="group__Edma3ResMgr.html#gg73a8a7c45f838fa372757dca388c8a4f49b1af0a19b3b71bc7ca6ae5637ffdea">EDMA3_RM_TC6_PHY_ADDR</a>,
329 <br>
330 <a class="el" href="group__Edma3ResMgr.html#gg73a8a7c45f838fa372757dca388c8a4ffc8a8af9083ee0a6d4b6c8dc11aae187">EDMA3_RM_TC7_PHY_ADDR</a>
331 <br>
332 }</td></tr>
334 <tr><td class="mdescLeft"> </td><td class="mdescRight">CC/TC Physical Address. <a href="group__Edma3ResMgr.html#g73a8a7c45f838fa372757dca388c8a4f">More...</a><br></td></tr>
335 <tr><td class="memItemLeft" nowrap align="right" valign="top">enum </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#g009c5aa71d396e2d6b84426709a8da7e">EDMA3_RM_IoctlCmd</a> { <br>
336 <b>EDMA3_RM_IOCTL_MIN_IOCTL</b> = 0,
337 <br>
338 <a class="el" href="group__Edma3ResMgr.html#gg009c5aa71d396e2d6b84426709a8da7e7816690debb0fa075bd90ceea45bb14f">EDMA3_RM_IOCTL_SET_PARAM_CLEAR_OPTION</a>,
339 <br>
340 <a class="el" href="group__Edma3ResMgr.html#gg009c5aa71d396e2d6b84426709a8da7ee030b74d933852aeec16cce9fa6f2a93">EDMA3_RM_IOCTL_GET_PARAM_CLEAR_OPTION</a>,
341 <br>
342 <a class="el" href="group__Edma3ResMgr.html#gg009c5aa71d396e2d6b84426709a8da7e746e145f594c91c85f7e85baf68c8adb">EDMA3_RM_IOCTL_SET_GBL_REG_MODIFY_OPTION</a>,
343 <br>
344 <a class="el" href="group__Edma3ResMgr.html#gg009c5aa71d396e2d6b84426709a8da7e499e21c8201b7cde74b51ae9d05bac46">EDMA3_RM_IOCTL_GET_GBL_REG_MODIFY_OPTION</a>,
345 <br>
346 <b>EDMA3_RM_IOCTL_MAX_IOCTL</b>
347 <br>
348 }</td></tr>
350 <tr><td class="mdescLeft"> </td><td class="mdescRight">EDMA3 Resource Manager IOCTL commands. <a href="group__Edma3ResMgr.html#g009c5aa71d396e2d6b84426709a8da7e">More...</a><br></td></tr>
351 <tr><td colspan="2"><br><h2>Functions</h2></td></tr>
352 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMIntrMgrChannel.html#gd57281a3cabf45b1520007a1a78f6a53">EDMA3_RM_registerTccCb</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, const <a class="el" href="structEDMA3__RM__ResDesc.html">EDMA3_RM_ResDesc</a> *channelObj, unsigned int tcc, <a class="el" href="group__Edma3RMIntrMgrChannel.html#gadca81927be74261ef874009bf8e37d3">EDMA3_RM_TccCallback</a> tccCb, void *cbData)</td></tr>
354 <tr><td class="mdescLeft"> </td><td class="mdescRight">Register Interrupt / Completion Handler for a given TCC. <a href="group__Edma3RMIntrMgrChannel.html#gd57281a3cabf45b1520007a1a78f6a53"></a><br></td></tr>
355 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMIntrMgrChannel.html#g34a841202d01ea2e2a35747aa873a984">EDMA3_RM_unregisterTccCb</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, const <a class="el" href="structEDMA3__RM__ResDesc.html">EDMA3_RM_ResDesc</a> *channelObj)</td></tr>
357 <tr><td class="mdescLeft"> </td><td class="mdescRight">Unregister the previously registered callback function against a DMA/QDMA channel. <a href="group__Edma3RMIntrMgrChannel.html#g34a841202d01ea2e2a35747aa873a984"></a><br></td></tr>
358 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMMain.html#gdc4459024208af43ca53740f5f0e24f2">EDMA3_RM_create</a> (unsigned int phyCtrllerInstId, const <a class="el" href="structEDMA3__RM__GblConfigParams.html">EDMA3_RM_GblConfigParams</a> *gblCfgParams, const void *miscParam)</td></tr>
360 <tr><td class="mdescLeft"> </td><td class="mdescRight">Create EDMA3 Resource Manager Object. <a href="group__Edma3RMMain.html#gdc4459024208af43ca53740f5f0e24f2"></a><br></td></tr>
361 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMMain.html#g91cc5101fd09c700b6d2a2e72baf88fe">EDMA3_RM_delete</a> (unsigned int phyCtrllerInstId, const void *param)</td></tr>
363 <tr><td class="mdescLeft"> </td><td class="mdescRight">Delete EDMA3 Resource Manager Object. <a href="group__Edma3RMMain.html#g91cc5101fd09c700b6d2a2e72baf88fe"></a><br></td></tr>
364 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMMain.html#g06b18003d700ce3c227f70e422dd9897">EDMA3_RM_open</a> (unsigned int phyCtrllerInstId, const <a class="el" href="structEDMA3__RM__Param.html">EDMA3_RM_Param</a> *initParam, <a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> *errorCode)</td></tr>
366 <tr><td class="mdescLeft"> </td><td class="mdescRight">Open EDMA3 Resource Manager Instance. <a href="group__Edma3RMMain.html#g06b18003d700ce3c227f70e422dd9897"></a><br></td></tr>
367 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3RMMain.html#g92776ae6a8795fe8ffce672e8a04e409">EDMA3_RM_close</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, const void *param)</td></tr>
369 <tr><td class="mdescLeft"> </td><td class="mdescRight">Close EDMA3 Resource Manager Instance. <a href="group__Edma3RMMain.html#g92776ae6a8795fe8ffce672e8a04e409"></a><br></td></tr>
370 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#ga8d149c517bb15b5539f22f497327775">EDMA3_RM_allocResource</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, <a class="el" href="structEDMA3__RM__ResDesc.html">EDMA3_RM_ResDesc</a> *resObj)</td></tr>
372 <tr><td class="mdescLeft"> </td><td class="mdescRight">This API is used to allocate specified EDMA3 Resources like DMA/QDMA channel, PaRAM Set or TCC. <a href="group__Edma3ResMgr.html#ga8d149c517bb15b5539f22f497327775"></a><br></td></tr>
373 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#g2ba87def618a4bdd08b01f8e89ef1e9d">EDMA3_RM_freeResource</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, const <a class="el" href="structEDMA3__RM__ResDesc.html">EDMA3_RM_ResDesc</a> *resObj)</td></tr>
375 <tr><td class="mdescLeft"> </td><td class="mdescRight">This API is used to free previously allocated EDMA3 Resources like DMA/QDMA channel, PaRAM Set or TCC. <a href="group__Edma3ResMgr.html#g2ba87def618a4bdd08b01f8e89ef1e9d"></a><br></td></tr>
376 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#g91a8cc9b909db61a200572ace81a22f3">EDMA3_RM_allocContiguousResource</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, <a class="el" href="structEDMA3__RM__ResDesc.html">EDMA3_RM_ResDesc</a> *firstResIdObj, unsigned int numResources)</td></tr>
378 <tr><td class="mdescLeft"> </td><td class="mdescRight">Allocate a contiguous region of specified EDMA3 Resource like DMA channel, QDMA channel, PaRAM Set or TCC. <a href="group__Edma3ResMgr.html#g91a8cc9b909db61a200572ace81a22f3"></a><br></td></tr>
379 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#g787f3fe9f08e7c0105e56ad1171cabca">EDMA3_RM_freeContiguousResource</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, <a class="el" href="structEDMA3__RM__ResDesc.html">EDMA3_RM_ResDesc</a> *firstResIdObj, unsigned int numResources)</td></tr>
381 <tr><td class="mdescLeft"> </td><td class="mdescRight">Free a contiguous region of specified EDMA3 Resource like DMA channel, QDMA channel, PaRAM Set or TCC, previously allocated. <a href="group__Edma3ResMgr.html#g787f3fe9f08e7c0105e56ad1171cabca"></a><br></td></tr>
382 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#g4ac58bd9d22200f51216887576f77d32">EDMA3_RM_allocLogicalChannel</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, <a class="el" href="structEDMA3__RM__ResDesc.html">EDMA3_RM_ResDesc</a> *lChObj, unsigned int *pParam, unsigned int *pTcc)</td></tr>
384 <tr><td class="mdescLeft"> </td><td class="mdescRight">Request a DMA/QDMA/Link channel. <a href="group__Edma3ResMgr.html#g4ac58bd9d22200f51216887576f77d32"></a><br></td></tr>
385 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#g5edfca892da0ae3320f9bf9df4bfd52f">EDMA3_RM_freeLogicalChannel</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, <a class="el" href="structEDMA3__RM__ResDesc.html">EDMA3_RM_ResDesc</a> *lChObj)</td></tr>
387 <tr><td class="mdescLeft"> </td><td class="mdescRight">This API is used to free the specified channel (DMA/QDMA/Link) and its associated resources (PaRAM Set, TCC etc). <a href="group__Edma3ResMgr.html#g5edfca892da0ae3320f9bf9df4bfd52f"></a><br></td></tr>
388 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#gc921ebbbe2c23fb5b55d6822d8731b90">EDMA3_RM_mapEdmaChannel</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, unsigned int channelId, unsigned int paRAMId)</td></tr>
390 <tr><td class="mdescLeft"> </td><td class="mdescRight">Bind the resources DMA Channel and PaRAM Set. Both the DMA channel and the PaRAM set should be previously allocated. If they are not, this API will result in error. <a href="group__Edma3ResMgr.html#gc921ebbbe2c23fb5b55d6822d8731b90"></a><br></td></tr>
391 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#g9ed44bdab3967bbad7d4edddadde819f">EDMA3_RM_mapQdmaChannel</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, unsigned int channelId, unsigned int paRAMId, <a class="el" href="group__Edma3ResMgr.html#gcabe6aeb4a0ce496671777e783cdb2c4">EDMA3_RM_QdmaTrigWord</a> trigWord)</td></tr>
393 <tr><td class="mdescLeft"> </td><td class="mdescRight">Bind the resources QDMA Channel and PaRAM Set. Also, Set the trigger word for the QDMA channel. Both the QDMA channel and the PaRAM set should be previously allocated. If they are not, this API will result in error. <a href="group__Edma3ResMgr.html#g9ed44bdab3967bbad7d4edddadde819f"></a><br></td></tr>
394 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#g1c222a9feda9024cf4e28ba897b5c285">EDMA3_RM_setCCRegister</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, unsigned int regOffset, unsigned int newRegValue)</td></tr>
396 <tr><td class="mdescLeft"> </td><td class="mdescRight">Set the Channel Controller (CC) Register value. <a href="group__Edma3ResMgr.html#g1c222a9feda9024cf4e28ba897b5c285"></a><br></td></tr>
397 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#gea15b18d6ef5224fe0e4a1beadc6d1ee">EDMA3_RM_getCCRegister</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, unsigned int regOffset, unsigned int *regValue)</td></tr>
399 <tr><td class="mdescLeft"> </td><td class="mdescRight">Get the Channel Controller (CC) Register value. <a href="group__Edma3ResMgr.html#gea15b18d6ef5224fe0e4a1beadc6d1ee"></a><br></td></tr>
400 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#gc9a6d0bd72ba4476c30b2898e407888e">EDMA3_RM_waitAndClearTcc</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, unsigned int tccNo)</td></tr>
402 <tr><td class="mdescLeft"> </td><td class="mdescRight">Wait for a transfer completion interrupt to occur and clear it. <a href="group__Edma3ResMgr.html#gc9a6d0bd72ba4476c30b2898e407888e"></a><br></td></tr>
403 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#g0ebe052bd9f612942908236bc96c54b4">EDMA3_RM_checkAndClearTcc</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, unsigned int tccNo, unsigned short *tccStatus)</td></tr>
405 <tr><td class="mdescLeft"> </td><td class="mdescRight">Returns the status of a previously initiated transfer. <a href="group__Edma3ResMgr.html#g0ebe052bd9f612942908236bc96c54b4"></a><br></td></tr>
406 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#ge904366a2d8518b01bf36c4fe5e1596b">EDMA3_RM_setPaRAM</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, <a class="el" href="structEDMA3__RM__ResDesc.html">EDMA3_RM_ResDesc</a> *lChObj, const <a class="el" href="structEDMA3__RM__PaRAMRegs.html">EDMA3_RM_PaRAMRegs</a> *newPaRAM)</td></tr>
408 <tr><td class="mdescLeft"> </td><td class="mdescRight">Copy the user specified PaRAM Set onto the PaRAM Set associated with the logical channel (DMA/QDMA/Link). <a href="group__Edma3ResMgr.html#ge904366a2d8518b01bf36c4fe5e1596b"></a><br></td></tr>
409 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#g3ba432ad2e794dcce6f892e839a1c4fd">EDMA3_RM_getPaRAM</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, <a class="el" href="structEDMA3__RM__ResDesc.html">EDMA3_RM_ResDesc</a> *lChObj, <a class="el" href="structEDMA3__RM__PaRAMRegs.html">EDMA3_RM_PaRAMRegs</a> *currPaRAM)</td></tr>
411 <tr><td class="mdescLeft"> </td><td class="mdescRight">Retrieve existing PaRAM set associated with specified logical channel (DMA/QDMA/Link). <a href="group__Edma3ResMgr.html#g3ba432ad2e794dcce6f892e839a1c4fd"></a><br></td></tr>
412 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#gc1155de8f396305d8e23da2bb81cc731">EDMA3_RM_getPaRAMPhyAddr</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, <a class="el" href="structEDMA3__RM__ResDesc.html">EDMA3_RM_ResDesc</a> *lChObj, unsigned int *paramPhyAddr)</td></tr>
414 <tr><td class="mdescLeft"> </td><td class="mdescRight">Get the PaRAM Set Physical Address associated with a logical channel. <a href="group__Edma3ResMgr.html#gc1155de8f396305d8e23da2bb81cc731"></a><br></td></tr>
415 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#gfeb4ec75d54a14cd76f4ef9bbfc7c182">EDMA3_RM_getBaseAddress</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, <a class="el" href="group__Edma3ResMgr.html#g73a8a7c45f838fa372757dca388c8a4f">EDMA3_RM_Cntrlr_PhyAddr</a> controllerId, unsigned int *phyAddress)</td></tr>
417 <tr><td class="mdescLeft"> </td><td class="mdescRight">Get the Channel Controller or Transfer Controller (n) Physical Address. <a href="group__Edma3ResMgr.html#gfeb4ec75d54a14cd76f4ef9bbfc7c182"></a><br></td></tr>
418 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#gbe844cd7d2e2c907ff3ffd0dabd4efaa">EDMA3_RM_getGblConfigParams</a> (unsigned int phyCtrllerInstId, <a class="el" href="structEDMA3__RM__GblConfigParams.html">EDMA3_RM_GblConfigParams</a> *gblCfgParams)</td></tr>
420 <tr><td class="mdescLeft"> </td><td class="mdescRight">Get the SoC specific configuration structure for the EDMA3 Hardware. <a href="group__Edma3ResMgr.html#gbe844cd7d2e2c907ff3ffd0dabd4efaa"></a><br></td></tr>
421 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#gc3035b42aa8cbb53603cbcdc6e6ca5b8">EDMA3_RM_getInstanceInitCfg</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, <a class="el" href="structEDMA3__RM__InstanceInitConfig.html">EDMA3_RM_InstanceInitConfig</a> *instanceInitConfig)</td></tr>
423 <tr><td class="mdescLeft"> </td><td class="mdescRight">Get the RM Instance specific configuration structure for different EDMA3 resources' usage (owned resources, reserved resources etc). <a href="group__Edma3ResMgr.html#gc3035b42aa8cbb53603cbcdc6e6ca5b8"></a><br></td></tr>
424 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="edma3__common_8h.html#92509a51dd7317a97b313dd3a542b8fd">EDMA3_RM_Result</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3ResMgr.html#gf0e5b30b8e1d058499bcf088847484c5">EDMA3_RM_Ioctl</a> (<a class="el" href="edma3__common_8h.html#5de00d3f01e8a0fcc22cfbdf8fb1b372">EDMA3_RM_Handle</a> hEdmaResMgr, <a class="el" href="group__Edma3ResMgr.html#g009c5aa71d396e2d6b84426709a8da7e">EDMA3_RM_IoctlCmd</a> cmd, void *cmdArg, void *param)</td></tr>
426 <tr><td class="mdescLeft"> </td><td class="mdescRight">EDMA3 Resource Manager IOCTL. <a href="group__Edma3ResMgr.html#gf0e5b30b8e1d058499bcf088847484c5"></a><br></td></tr>
427 </table>
428 <hr><h2>Detailed Description</h2>
429 EDMA3 Controller Resource Manager Interface.
430 <p>
431 This file contains Application Interface for the EDMA3 Controller Resource Manager.<p>
432 (C) Copyright 2006, Texas Instruments, Inc </div>
433 <hr size="1"><address style="text-align: right;"><small>Generated on Wed Jun 3 22:22:26 2009 for EDMA3 Resource Manager by
434 <a href="http://www.doxygen.org/index.html">
435 <img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
436 </body>
437 </html>