Modified IBL to re-init PLL in DDR controller, added UART