Fixing the loopback test issue on C6657
[keystone-rtos/mcbsp-lld.git] / example / c6657 / MCBSPDigLpbk / sample_c6657_int_reg.c
1 /*
2  * sample_c6657_int_reg.c
3  *
4  * Platform specific interrupt registration and un-registration routines.
5  *
6  * Copyright (C) 2011-2012 Texas Instruments Incorporated - http://www.ti.com/
7  *
8  *
9  *  Redistribution and use in source and binary forms, with or without
10  *  modification, are permitted provided that the following conditions
11  *  are met:
12  *
13  *    Redistributions of source code must retain the above copyright
14  *    notice, this list of conditions and the following disclaimer.
15  *
16  *    Redistributions in binary form must reproduce the above copyright
17  *    notice, this list of conditions and the following disclaimer in the
18  *    documentation and/or other materials provided with the
19  *    distribution.
20  *
21  *    Neither the name of Texas Instruments Incorporated nor the names of
22  *    its contributors may be used to endorse or promote products derived
23  *    from this software without specific prior written permission.
24  *
25  *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  *
37 */
39 #include <ti/sysbios/knl/Semaphore.h>
40 #include <ti/sysbios/family/c64p/Hwi.h>
41 #include <ti/sysbios/family/c64p/EventCombiner.h>
42 #include <ti/sysbios/family/c66/tci66xx/CpIntc.h>
44 #include <ti/sdo/edma3/rm/sample/bios6_edma3_rm_sample.h>
46 extern unsigned int ccXferCompInt[][EDMA3_MAX_REGIONS];
47 extern unsigned int ccErrorInt[];
48 extern unsigned int tcErrorInt[][EDMA3_MAX_TC];
49 extern unsigned int numEdma3Tc[];
51 void (*ptrEdma3TcIsrHandler[EDMA3_MAX_TC])(unsigned int arg) =
52                                                 {
53                                                 &lisrEdma3TC0ErrHandler0,
54                                                 &lisrEdma3TC1ErrHandler0,
55                                                 &lisrEdma3TC2ErrHandler0,
56                                                 &lisrEdma3TC3ErrHandler0,
57                                                 &lisrEdma3TC4ErrHandler0,
58                                                 &lisrEdma3TC5ErrHandler0,
59                                                 &lisrEdma3TC6ErrHandler0,
60                                                 &lisrEdma3TC7ErrHandler0,
61                                                 };
63 unsigned int hwiInterrupt = 8;
65 /* Host interrupts for transfer completion */
66 //unsigned int ccXferHostInt[NUM_EDMA3_INSTANCES][NUM_DSPS] = {
67 unsigned int ccXferHostInt[1][2] = {
68                                                                                 {0u, 20u},
69                                                                                 };
70 unsigned int edma3ErrHostInt[1][2] = {
71                                                                                 {1u, 21u},
72                                                                                 };
75 extern unsigned int dsp_num;
77 /**  To Register the ISRs with the underlying OS, if required */
78 void registerEdma3Interrupts (unsigned int edma3Id)
79     {
80     static UInt32 cookie = 0;
81     Int eventId = 0;    /* GEM event id */
82         unsigned int numTc = 0;
84     /* Disabling the global interrupts */
85     cookie = Hwi_disable();
87         /* Transfer completion ISR */
88         CpIntc_dispatchPlug(ccXferCompInt[edma3Id][dsp_num],
89                                                 lisrEdma3ComplHandler0,
90                                                 edma3Id,
91                                                 TRUE);
92         CpIntc_mapSysIntToHostInt(0, ccXferCompInt[edma3Id][dsp_num],
93                                                                 ccXferHostInt[edma3Id][dsp_num]);
94         CpIntc_enableHostInt(0, ccXferHostInt[edma3Id][dsp_num]);
95     eventId = CpIntc_getEventId(ccXferHostInt[edma3Id][dsp_num]);
96     EventCombiner_dispatchPlug (eventId, CpIntc_dispatch,
97                                 ccXferHostInt[edma3Id][dsp_num], TRUE);
98         EventCombiner_enableEvent(eventId);
100         /* CC Error ISR */
101         CpIntc_dispatchPlug(ccErrorInt[edma3Id], lisrEdma3CCErrHandler0,
102                                                 edma3Id, TRUE);
103         CpIntc_mapSysIntToHostInt(0, ccErrorInt[edma3Id],
104                                                                 edma3ErrHostInt[edma3Id][dsp_num]);
105         /* TC Error ISR */
106     while (numTc < numEdma3Tc[edma3Id])
107             {
108                 CpIntc_dispatchPlug(tcErrorInt[edma3Id][numTc],
109                                                         (CpIntc_FuncPtr )(ptrEdma3TcIsrHandler[numTc]),
110                                                         edma3Id, TRUE);
111                 CpIntc_mapSysIntToHostInt(0, tcErrorInt[edma3Id][numTc],
112                                                                         edma3ErrHostInt[edma3Id][dsp_num]);
113         numTc++;
114         }
115         /* Enable the host interrupt which is common for both CC and TC error */
116         CpIntc_enableHostInt(0, edma3ErrHostInt[edma3Id][dsp_num]);
117     eventId = CpIntc_getEventId(edma3ErrHostInt[edma3Id][dsp_num]);
118     EventCombiner_dispatchPlug (eventId, CpIntc_dispatch,
119                                 edma3ErrHostInt[edma3Id][dsp_num], TRUE);
120         EventCombiner_enableEvent(eventId);
122     Hwi_enableInterrupt(hwiInterrupt);
124     /* enable the 'global' switch */
125     CpIntc_enableAllHostInts(0);
127     /* Restore interrupts */
128     Hwi_restore(cookie);
129     }
131 /**  To Unregister the ISRs with the underlying OS, if previously registered. */
132 void unregisterEdma3Interrupts (unsigned int edma3Id)
133     {
134     static UInt32 cookie = 0;
135     Int eventId = 0;    /* GEM event id */
137     /* Disabling the global interrupts */
138     cookie = Hwi_disable();
140         /* Transfer completion ISR */
141         CpIntc_disableHostInt(0, ccXferHostInt[edma3Id][dsp_num]);
142     eventId = CpIntc_getEventId(ccXferHostInt[edma3Id][dsp_num]);
143         EventCombiner_disableEvent(eventId);
145         /* CC/TC Error ISR */
146         CpIntc_disableHostInt(0, edma3ErrHostInt[edma3Id][dsp_num]);
147     eventId = CpIntc_getEventId(edma3ErrHostInt[edma3Id][dsp_num]);
148         EventCombiner_disableEvent(eventId);
150     /* Restore interrupts */
151     Hwi_restore(cookie);
152     }