updated documentation for C6657
authorAravind Batni <aravindbr@ti.com>
Wed, 29 Aug 2012 19:03:48 +0000 (15:03 -0400)
committerAravind Batni <aravindbr@ti.com>
Wed, 29 Aug 2012 19:03:48 +0000 (15:03 -0400)
boot_loader/examples/ethernet/docs/README.txt [changed mode: 0644->0755]
boot_loader/examples/i2c/nand/docs/README.txt [changed mode: 0644->0755]
boot_loader/examples/i2c/nor/docs/README.txt [changed mode: 0644->0755]
boot_loader/examples/i2c/tftp/docs/README.txt [changed mode: 0644->0755]
boot_loader/examples/srio/docs/README.pdf [changed mode: 0644->0755]
boot_loader/examples/srio/docs/readme.doc [changed mode: 0644->0755]
post/docs/README.txt [changed mode: 0644->0755]
writer/nand/docs/README.txt [changed mode: 0644->0755]
writer/nor/docs/README.txt [changed mode: 0644->0755]

old mode 100644 (file)
new mode 100755 (executable)
index d0f0a85..d9a6142
@@ -39,6 +39,10 @@ Steps to send the simple.eth from the Host to the target DSP
        SW5(pin1, pin2, pin3, pin4): on, off, on, off
        SW6(pin1, pin2, pin3, pin4): off, off, on, on
 
+   The DIP switch setting for C6657 EVM is:
+       SW3(pin1, pin2, pin3, pin4, pin5, pin6, pin7, pin8): off, on, off, on, on, on, on, off
+       SW5(pin1, pin2, pin3, pin4, pin5, pin6, pin7, pin8): on, off, on, off, off, on, on, on
+
 2. Once the DSP boots up, it transmits BOOTP packet at regular interval which will have the MAC ID of the DSP.
 
 3. Add an ARP entry for the DSP MAC address associating with an IP local to the host. For example if the host PC's 
@@ -53,9 +57,10 @@ Steps to send the simple.eth from the Host to the target DSP
 Notes:
 1. In order to compile the pcsendpkt.c file please compile with -lwsock32 option for using windows socket.
 2. Please refer to the C66x DSP Bootloader User's Guide (http://www.ti.com/litv/pdf/sprugy5) for more details.
-3. Please refer to C6678L/C6670L EVM boot mode dip switch settings:
+3. Please refer to C6678L/C6670L/C6657L EVM boot mode dip switch settings:
 http://processors.wiki.ti.com/index.php/TMDXEVM6678L_EVM_Hardware_Setup#Boot_Mode_Dip_Switch_Settings
 http://processors.wiki.ti.com/index.php/TMDXEVM6670L_EVM_Hardware_Setup#Boot_Mode_Dip_Switch_Settings
+http://processors.wiki.ti.com/index.php/TMDSEVM6657L_EVM_Hardware_Setup#Boot_Mode_Dip_Switch_Settings
 
 and User's Guide for more details:
 http://processors.wiki.ti.com/index.php/BIOS_MCSDK_2.0_User_Guide 
old mode 100644 (file)
new mode 100755 (executable)
index fe9eab9..6238b2d
@@ -48,9 +48,10 @@ Steps to program i2cnandboot to NAND:
 
 5. After POR, IBL will boot the hello world image from NAND. 
 
-Please refer to C6678L/C6670L EVM boot mode dip switch settings:
+Please refer to C6678L/C6670L/C6657L EVM boot mode dip switch settings:
 http://processors.wiki.ti.com/index.php/TMDXEVM6678L_EVM_Hardware_Setup#Boot_Mode_Dip_Switch_Settings
 http://processors.wiki.ti.com/index.php/TMDXEVM6670L_EVM_Hardware_Setup#Boot_Mode_Dip_Switch_Settings
+http://processors.wiki.ti.com/index.php/TMDSEVM6657L_EVM_Hardware_Setup#Boot_Mode_Dip_Switch_Settings
 
 and User's Guide for more details:
 http://processors.wiki.ti.com/index.php/BIOS_MCSDK_2.0_User_Guide 
old mode 100644 (file)
new mode 100755 (executable)
index b6119ed..8dacf96
@@ -40,9 +40,10 @@ Steps to program i2cnorboot to NOR:
 
 4. After POR, IBL will boot the hello world image from NOR. 
 
-Please refer to C6678L/C6670L EVM boot mode dip switch settings:
+5. Please refer to C6678L/C6670L/C6657L EVM boot mode dip switch settings:
 http://processors.wiki.ti.com/index.php/TMDXEVM6678L_EVM_Hardware_Setup#Boot_Mode_Dip_Switch_Settings
 http://processors.wiki.ti.com/index.php/TMDXEVM6670L_EVM_Hardware_Setup#Boot_Mode_Dip_Switch_Settings
+http://processors.wiki.ti.com/index.php/TMDSEVM6657L_EVM_Hardware_Setup#Boot_Mode_Dip_Switch_Settings
 
 and User's Guide for more details:
 http://processors.wiki.ti.com/index.php/BIOS_MCSDK_2.0_User_Guide 
old mode 100644 (file)
new mode 100755 (executable)
index d2799aa..f8c87af
@@ -51,9 +51,10 @@ Steps to boot i2ctftpboot from TFTP:
 6. Be sure the EVM and the PC are connected in the same subnet of a local network, after POR, IBL will download the
    boot image from TFTP server and boot from it. 
 
-Please refer to C6678L/C6670L EVM boot mode dip switch settings:
+Please refer to C6678L/C6670L/C6657L EVM boot mode dip switch settings:
 http://processors.wiki.ti.com/index.php/TMDXEVM6678L_EVM_Hardware_Setup#Boot_Mode_Dip_Switch_Settings
 http://processors.wiki.ti.com/index.php/TMDXEVM6670L_EVM_Hardware_Setup#Boot_Mode_Dip_Switch_Settings
+http://processors.wiki.ti.com/index.php/TMDSEVM6657L_EVM_Hardware_Setup#Boot_Mode_Dip_Switch_Settings
 
 and User's Guide for more details:
 http://processors.wiki.ti.com/index.php/BIOS_MCSDK_2.0_User_Guide 
old mode 100644 (file)
new mode 100755 (executable)
index d0ca6b9..87acdf0
Binary files a/boot_loader/examples/srio/docs/README.pdf and b/boot_loader/examples/srio/docs/README.pdf differ
old mode 100644 (file)
new mode 100755 (executable)
index 6ef7136..e972bc9
Binary files a/boot_loader/examples/srio/docs/readme.doc and b/boot_loader/examples/srio/docs/readme.doc differ
old mode 100644 (file)
new mode 100755 (executable)
index 285d59c..5351751
@@ -51,9 +51,10 @@ Steps to program POST to EEPROM:
    boot the POST directly from the EEPROM after POR. The boot status and test result can be monitored using the Hyper
    Terminal as mentioned in "Steps to run POST in CCSv5".
 
-Please refer to C6678L/C6670L EVM boot mode dip switch settings:
+Please refer to C6678L/C6670L/C6657L EVM boot mode dip switch settings:
 http://processors.wiki.ti.com/index.php/TMDXEVM6678L_EVM_Hardware_Setup#Boot_Mode_Dip_Switch_Settings
 http://processors.wiki.ti.com/index.php/TMDXEVM6670L_EVM_Hardware_Setup#Boot_Mode_Dip_Switch_Settings
+http://processors.wiki.ti.com/index.php/TMDSEVM6657L_EVM_Hardware_Setup#Boot_Mode_Dip_Switch_Settings
 
 and User's Guide for more details:
 http://processors.wiki.ti.com/index.php/BIOS_MCSDK_2.0_User_Guide 
\ No newline at end of file
old mode 100644 (file)
new mode 100755 (executable)
index 63f6b0d..26460dd
@@ -68,5 +68,6 @@ Steps to re-build nandwriter:
         supported device numbers are 
             C6678
             C6670
+            C6657
 
 Please refer to BIOS MCSDK 2.0 User's Guide (http://processors.wiki.ti.com/index.php/BIOS_MCSDK_2.0_User_Guide) for more details.
\ No newline at end of file
old mode 100644 (file)
new mode 100755 (executable)
index 6137dad..cb90271
@@ -69,5 +69,6 @@ Steps to re-build norwriter:
         supported device numbers are 
             C6678
             C6670
+            C6657
 
 Please refer to BIOS MCSDK 2.0 User's Guide (http://processors.wiki.ti.com/index.php/BIOS_MCSDK_2.0_User_Guide) for more details.
\ No newline at end of file