]> Gitweb @ Texas Instruments - Open Source Git Repositories - git.TI.com/gitweb - keystone-rtos/sbl.git/commit
projects / keystone-rtos / sbl.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 692d768) | patch
Disable APP image generation for J7 REL.PDK.J7.00.08.00.05 REL.PDK.J7.00.08.00.06
authorSivaraj R <sivaraj@ti.com>
Tue, 26 Mar 2019 15:54:50 +0000 (21:24 +0530)
committerSivaraj R <sivaraj@ti.com>
Wed, 27 Mar 2019 05:19:15 +0000 (00:19 -0500)
commit5c411871666d90c5a9f4158b089d14209a090551
treed19278507b54d24052d95bcf713e318639167a13tree | snapshot (tar.xz tar.gz zip)
parent692d768d5c9460cf67f4c0287ffce06145309d3fcommit | diff
Disable APP image generation for J7

Getting "File does not contain a valid CIL image"
error

Signed-off-by: Sivaraj R <sivaraj@ti.com>
board/k3/sbl_main.h diff | blob | history
sbl_component.mk diff | blob | history
Project to include GIT repos for RTOS components including user mode CSL & NetCP LLDs (CPPI/QMSS/PA/RM), PDK components (NWAL/PKTLIB) and Transport Net Lib components (NetAPI/HPLIB) - Processor SDK SBL support.