summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 692c1d8)
raw | patch | inline | side by side (parent: 692c1d8)
author | Dan Gohman <gohman@apple.com> | |
Mon, 24 Oct 2011 17:56:48 +0000 (17:56 +0000) | ||
committer | Dan Gohman <gohman@apple.com> | |
Mon, 24 Oct 2011 17:56:48 +0000 (17:56 +0000) |
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@142815 91177308-0d34-0410-b5e6-96231b3b80d8
include/llvm/Target/TargetMachine.h | patch | blob | history | |
lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | patch | blob | history |
index 30c5b3ac64426afbe51fd1faa2fa5d95ef12b3ad..366a13c56e702560df8a9f4b20aae7ac50f4f710 100644 (file)
namespace Sched {
enum Preference {
None, // No preference
- Latency, // Scheduling for shortest total latency.
RegPressure, // Scheduling for lowest register pressure.
Hybrid, // Scheduling for both latency and register pressure.
ILP // Scheduling for ILP in low register pressure mode.
diff --git a/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp b/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
index 68b9146adfe1ad96d41f8d34ef4905dd41ae4957..2964bd30e684bc063083bea0a0979fa7fb7601de 100644 (file)
if (OptLevel == CodeGenOpt::None)
return createSourceListDAGScheduler(IS, OptLevel);
- if (TLI.getSchedulingPreference() == Sched::Latency)
- return createTDListDAGScheduler(IS, OptLevel);
if (TLI.getSchedulingPreference() == Sched::RegPressure)
return createBURRListDAGScheduler(IS, OptLevel);
if (TLI.getSchedulingPreference() == Sched::Hybrid)