]> Gitweb @ Texas Instruments - Open Source Git Repositories - git.TI.com/gitweb - opencl/llvm.git/history - test
Add a separate testcase for a DWARF expression describing a value in a
[opencl/llvm.git] / test /
2014-08-07 Adrian PrantlAdd a separate testcase for a DWARF expression describi...
2014-08-07 Adrian PrantlReflow this comment.
2014-08-07 David BlaikieDebugInfo: Fix overwriting/loss of inlined arguments...
2014-08-07 Reed Kotlerfix materialization of one bit constants and global...
2014-08-07 Eric ChristopherTemporarily Revert "Nuke the old JIT." as it's not...
2014-08-07 Gerolf HoflehnerMachineCombiner Pass for selecting faster instruction...
2014-08-07 Owen AndersonFix a case in SROA where lifetime intrinsics could...
2014-08-07 Rafael EspindolaFix test failure on ARM.
2014-08-07 Rafael EspindolaRemove a few XFAILs.
2014-08-07 Akira Hatanaka[Branch probability] Recompute branch weights of tail...
2014-08-07 Joerg SonnenbergerAdd the majority of the remaining SPE instructions.
2014-08-07 Justin BognerFileCheck: Add a flag to allow checking empty input
2014-08-07 Joerg SonnenbergerIndent
2014-08-07 NAKAMURA Takumillvm/test/tools/llvm-objdump: Reorganize target-depende...
2014-08-07 Rafael EspindolaNuke the old JIT.
2014-08-07 Joerg SonnenbergerAdd mfasr and mtasr
2014-08-07 Joerg SonnenbergerAdd mfrtcu and mfrtcl instructions
2014-08-07 Joerg SonnenbergerSupport mttbl and mttbu mnemonic
2014-08-07 Joerg SonnenbergerAdd RFID instruction.
2014-08-07 Joerg SonnenbergerAdd first bunch of SPE instructions. As they overlap...
2014-08-07 Daniel Sanders[mips] Add assembler support for .set msa/nomsa directive.
2014-08-07 Chandler Carruth[x86] Fix another miscompile found through fuzz testing...
2014-08-07 Chandler Carruth[x86] Fix another miscompile in the new vector shuffle...
2014-08-07 Chandler Carruth[x86] Fix another miscompile in the new vector shuffle...
2014-08-07 Pavel Chupin[x32] Use ebp/esp as frame and stack pointer
2014-08-07 Chandler Carruth[x86] Fix a miscompile in the new shuffle lowering...
2014-08-07 Pete CooperUpdate BitRecTy::convertValue to allow if expressions...
2014-08-07 Pete CooperChange the { } expression in tablegen to accept sized...
2014-08-07 Pete CooperChange BitsInit to inherit from TypedInit.
2014-08-07 Pete CooperChange TableGen so that binary literals such as 0b001...
2014-08-07 Pete CooperTableGen: Change { } to only accept bits<n> entries...
2014-08-07 Justin BognerDebugInfo: Make a test more portable
2014-08-06 Kevin EnderbyAdd the -mcpu= option to llvm-objdump for use with...
2014-08-06 Reid KlecknerMC X86: Accept ".att_syntax prefix" and diagnose noprefix
2014-08-06 Sanjay PatelFix a test that has no checks.
2014-08-06 Matt ArsenaultR600: Cleanup fadd and fsub tests
2014-08-06 Rui UeyamaRevert "r214897 - Remove dead zero store to calloc...
2014-08-06 David BlaikieDebugInfo: Fix ranges+gmlt test case to actually exerci...
2014-08-06 Reid KlecknerAdd a triple to this test to get the right IR mangling
2014-08-06 Reid KlecknerDon't count inreg params when mangling fastcall functions
2014-08-06 Reid KlecknerRound up the size of byval arguments to MinAlign
2014-08-06 Chad RosierAdd test case omitted in r214974.
2014-08-06 Robert Khasanov[AVX512] Added load/store instructions to Register2Memo...
2014-08-06 James Molloy[AArch64] Add a testcase for r214957.
2014-08-06 Tim NorthoverARM: do not generate BLX instructions on Cortex-M CPUs.
2014-08-06 Tim NorthoverARM-MachO: materialize callee address correctly on...
2014-08-06 Chandler Carruth[x86] Fix two independent miscompiles in the process...
2014-08-06 Adam Nemet[X86] Fixes commit r214890 to match the posted patch
2014-08-06 Peter Collingbourne[dfsan] Try not to create too many additional basic...
2014-08-06 Matt ArsenaultR600: Increase nearby load scheduling threshold.
2014-08-06 Matt ArsenaultR600/SI: Implement areLoadsFromSameBasePtr
2014-08-06 David BlaikieDebugInfo: Assert that any CU for which debug_loc lists...
2014-08-05 David BlaikieDebugInfo: Fix a bunch of tests that, owing to their...
2014-08-05 Jonathan RoelofsRe-apply r214881: Fix return sequence on armv4 thumb
2014-08-05 Bill Schmidt[PowerPC] Swap arguments and adjust shift count for...
2014-08-05 Sanjay PatelImproved test cases that were added with r214892.
2014-08-05 Rafael EspindolaDon't internalize all but main by default.
2014-08-05 Rafael EspindolaAdd a test showing the interaction of linker scripts...
2014-08-05 Chandler Carruth[x86] Fix a crasher due to shuffles which cancel each...
2014-08-05 Philip ReamesRemove dead zero store to calloc initialized memory
2014-08-05 Jonathan RoelofsRevert r214881 because it broke lots of build-bots
2014-08-05 Sanjay PatelOptimize vector fabs of bitcasted constant integer...
2014-08-05 Adam Nemet[AVX512] Add masking variant and intrinsics for valignd/q
2014-08-05 Jonathan RoelofsFix return sequence on armv4 thumb
2014-08-05 David BlaikieImprove test for merged global debug info by using...
2014-08-05 Joerg SonnenbergerAdd accessors for the PPC 403 bank registers.
2014-08-05 Renato GolinAdd tests for cp10/cp11 on ARMv5/6
2014-08-05 Keith WalkerSpecify that the thumb setend and blx <immed> instructi...
2014-08-05 Keith WalkerDefine stc2/stc2l/ldc2/ldc2l as thumb2 instructions
2014-08-05 Joerg SonnenbergerAccessors for SSR2 and SSR3 on PPC 403.
2014-08-05 Tom StellardR600/SI: Update MUBUF assembly string to match AMD...
2014-08-05 Tom StellardR600/SI: Avoid generating REGISTER_LOAD instructions.
2014-08-05 Joerg SonnenbergerAdd dci/ici instructions for PPC 476 and friends.
2014-08-05 Joerg SonnenbergerAdd mftblo and mftbhi for PPC 4xx.
2014-08-05 Joerg SonnenbergerAdd lswi / stswi for assembler use with a warning to...
2014-08-05 Yi KongAArch64: Add support for instruction prefetch intrinsic
2014-08-05 James MolloyTeach the SLP Vectorizer that keeping some values live...
2014-08-05 Joerg SonnenbergerAllow binary and for tblgen math.
2014-08-05 Chandler Carruth[x86] Fix a crash and wrong-code bug in the new vector...
2014-08-05 Juergen Ributzka[FastISel][AArch64] Implement the FastLowerArguments...
2014-08-05 Kevin QinRevert "r214832 - MachineCombiner Pass for selecting...
2014-08-05 Juergen Ributzka[FastISel][AArch64] Don't perform sign-/zero-extension...
2014-08-05 Gerolf HoflehnerMachineCombiner Pass for selecting faster instruction
2014-08-04 Joerg SonnenbergerAdd TCR register access
2014-08-04 Joerg SonnenbergerAdd PPC 603's tlbld and tlbli instructions.
2014-08-04 Bill Schmidt[PPC64LE] Fix wrong IR for vec_sld and vec_vsldoi
2014-08-04 Kevin EnderbyEnable Darwin vararg parameters support in assembler...
2014-08-04 Joerg SonnenbergerAdd simplified aliases for access to DCCR, ICCR, DEAR...
2014-08-04 Juergen Ributzka[FastISel][AArch64] Fix shift lowering for i8 and i16...
2014-08-04 Chandler Carruth[SDAG] Fix a really, really terrible bug in the DAG...
2014-08-04 Joerg Sonnenbergertlbre / tlbwe / tlbsx / tlbsx. variants for the PPC...
2014-08-04 Chad Rosier[AArch64] Extend the number of scalar instructions...
2014-08-04 Joerg SonnenbergerMC uses .lcomm now, so adjust.
2014-08-04 Reid KlecknerFix failure to invoke exception handler on Win64
2014-08-04 Joerg SonnenbergerRecognize mftbl as alias for mftb, for symmetry with...
2014-08-04 Joerg SonnenbergerAllow .lcomm with alignment on ELF targets.
2014-08-04 Joerg SonnenbergerAdd support for m[ft][di]bat[ul] instructions.
2014-08-04 Joerg SonnenbergerAdd features for PPC 4xx and e500/e500mc instructions.
2014-08-04 Ulrich Weigand[PowerPC] Add target triple to vec_urem_const.ll test...
2014-08-04 Robert Khasanov[SKX] Enabling load/store instructions: encoding
next