summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 2286758)
raw | patch | inline | side by side (parent: 2286758)
author | Wendy Liang <jliang@xilinx.com> | |
Fri, 26 Aug 2016 22:56:39 +0000 (15:56 -0700) | ||
committer | Wendy Liang <jliang@xilinx.com> | |
Thu, 13 Oct 2016 05:01:49 +0000 (22:01 -0700) |
Add the DTSI example to OpenAMP in Linux userspace.
The example is for Xilinx Zynq Ultrascale+ MPSoC.
Signed-off-by: Wendy Liang <jliang@xilinx.com>
The example is for Xilinx Zynq Ultrascale+ MPSoC.
Signed-off-by: Wendy Liang <jliang@xilinx.com>
apps/machine/zynqmp/openamp-linux-userspace.dtsi | [new file with mode: 0644] | patch | blob |
diff --git a/apps/machine/zynqmp/openamp-linux-userspace.dtsi b/apps/machine/zynqmp/openamp-linux-userspace.dtsi
--- /dev/null
@@ -0,0 +1,29 @@
+/ {
+ reserved-memory {
+ #address-cells = <2>;
+ #size-cells = <2>;
+ ranges;
+ rproc_0_reserved: rproc@3ed000000 {
+ no-map;
+ reg = <0x0 0x3ed00000 0x0 0x1000000>;
+ };
+ };
+
+ amba {
+ vring: vring@0 {
+ compatible = "vring_uio";
+ reg = <0x0 0x3ed00000 0x10000>;
+ };
+ shm0: shm@0 {
+ compatible = "shm_uio";
+ reg = <0x0 0x3ed10000 0x80000>;
+ };
+ ipi0: ipi@0 {
+ compatible = "ipi_uio";
+ reg = <0x0 0xff340000 0x1000>;
+ interrupt-parent = <&gic>;
+ interrupts = <0 29 4>;
+ };
+ };
+};
+