[processor-sdk/pdk.git] / packages / ti / drv / sciclient / soc / sysfw / binaries / system-firmware-public-documentation / 5_soc_doc / am6x / soc_devgrps.html
3 <!DOCTYPE html>
4 <!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
5 <!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
6 <head>
7 <meta charset="utf-8">
9 <meta name="viewport" content="width=device-width, initial-scale=1.0">
11 <title>AM6 Device Group descriptions — TISCI User Guide</title>
16 <link rel="shortcut icon" href="../../_static/favicon.ico"/>
29 <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
33 <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
37 <link rel="index" title="Index"
38 href="../../genindex.html"/>
39 <link rel="search" title="Search" href="../../search.html"/>
40 <link rel="top" title="TISCI User Guide" href="../../index.html"/>
41 <link rel="up" title="Chapter 5: SoC Family Specific Documentation" href="../index.html"/>
42 <link rel="next" title="AM65x Extended OTP Information" href="extended_otp.html"/>
43 <link rel="prev" title="AM6 Firewall Descriptions" href="firewalls.html"/>
46 <script src="../../_static/js/modernizr.min.js"></script>
48 </head>
50 <body class="wy-body-for-nav" role="document">
51 <header id="tiHeader">
52 <div class="top">
53 <ul>
54 <li id="top_logo">
55 <a href="http://www.ti.com">
56 <img src="../../_static/img/ti_logo.png"/>
57 </a>
58 </li>
59 </ul>
60 </div>
61 <div class="nav"></div>
62 </header>
63 <div class="wy-grid-for-nav">
66 <nav data-toggle="wy-nav-shift" class="wy-nav-side">
67 <div class="wy-side-scroll">
68 <div class="wy-side-nav-search">
72 <a href="../../index.html" class="icon icon-home"> TISCI
76 </a>
81 <div class="version">
82 20.00.00
83 </div>
88 <div role="search">
89 <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
90 <input type="text" name="q" placeholder="Search docs" />
91 <input type="hidden" name="check_keywords" value="yes" />
92 <input type="hidden" name="area" value="default" />
93 </form>
94 </div>
97 </div>
99 <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
103 <ul class="current">
104 <li class="toctree-l1"><a class="reference internal" href="../../1_intro/index.html">Chapter 1: Introduction</a></li>
105 <li class="toctree-l1"><a class="reference internal" href="../../2_tisci_msgs/index.html">Chapter 2: TISCI Message Documentation</a></li>
106 <li class="toctree-l1"><a class="reference internal" href="../../3_boardcfg/index.html">Chapter 3: Board Configuration</a></li>
107 <li class="toctree-l1"><a class="reference internal" href="../../4_trace/index.html">Chapter 4: Interpreting Trace Data</a></li>
108 <li class="toctree-l1 current"><a class="reference internal" href="../index.html">Chapter 5: SoC Family Specific Documentation</a><ul class="current">
109 <li class="toctree-l2 current"><a class="reference internal" href="../index.html#am65x-sr1">AM65x SR1</a><ul class="current">
110 <li class="toctree-l3"><a class="reference internal" href="hosts.html">AM6 Host Descriptions</a></li>
111 <li class="toctree-l3"><a class="reference internal" href="devices.html">AM6 Devices Descriptions</a></li>
112 <li class="toctree-l3"><a class="reference internal" href="clocks.html">AM6 Clock Identifiers</a></li>
113 <li class="toctree-l3"><a class="reference internal" href="pll_data.html">AM6 PLL Defaults</a></li>
114 <li class="toctree-l3"><a class="reference internal" href="resasg_types.html">AM6 Board Configuration Resource Assignment Type Descriptions</a></li>
115 <li class="toctree-l3"><a class="reference internal" href="interrupt_cfg.html">AM6 Interrupt Management Device Descriptions</a></li>
116 <li class="toctree-l3"><a class="reference internal" href="ra_cfg.html">AM6 Ring Accelerator Device Descriptions</a></li>
117 <li class="toctree-l3"><a class="reference internal" href="dma_cfg.html">AM6 DMA Device Descriptions</a></li>
118 <li class="toctree-l3"><a class="reference internal" href="psil_cfg.html">AM6 PSI-L Device Descriptions</a></li>
119 <li class="toctree-l3"><a class="reference internal" href="proxy_cfg.html">AM6 Proxy Device Descriptions</a></li>
120 <li class="toctree-l3"><a class="reference internal" href="sec_proxy.html">AM6 Secure Proxy Descriptions</a></li>
121 <li class="toctree-l3"><a class="reference internal" href="processors.html">AM6 Processor Descriptions</a></li>
122 <li class="toctree-l3"><a class="reference internal" href="runtime_keystore.html">AM6 Runtime Keystore</a></li>
123 <li class="toctree-l3"><a class="reference internal" href="firewalls.html">AM6 Firewall Descriptions</a></li>
124 <li class="toctree-l3 current"><a class="current reference internal" href="#">AM6 Device Group descriptions</a><ul>
125 <li class="toctree-l4"><a class="reference internal" href="#introduction">Introduction</a></li>
126 <li class="toctree-l4"><a class="reference internal" href="#enumeration-of-device-group-ids">Enumeration of Device group IDs</a></li>
127 <li class="toctree-l4"><a class="reference internal" href="#enumeration-devices-accessible-in-devgrp-mcu-wakeup">Enumeration Devices accessible in devgrp “MCU_WAKEUP”</a></li>
128 <li class="toctree-l4"><a class="reference internal" href="#enumeration-devices-accessible-in-devgrp-main">Enumeration Devices accessible in devgrp “MAIN”</a></li>
129 </ul>
130 </li>
131 <li class="toctree-l3"><a class="reference internal" href="extended_otp.html">AM65x Extended OTP Information</a></li>
132 </ul>
133 </li>
134 <li class="toctree-l2"><a class="reference internal" href="../index.html#am65x-sr2">AM65x SR2</a></li>
135 <li class="toctree-l2"><a class="reference internal" href="../index.html#am64x">AM64x</a></li>
136 <li class="toctree-l2"><a class="reference internal" href="../index.html#j721e">J721E</a></li>
137 <li class="toctree-l2"><a class="reference internal" href="../index.html#j721e-legacy">J721E Legacy</a></li>
138 <li class="toctree-l2"><a class="reference internal" href="../index.html#j7200">J7200</a></li>
139 </ul>
140 </li>
141 <li class="toctree-l1"><a class="reference internal" href="../../6_topic_user_guides/index.html">Chapter 6: Topic User Guides</a></li>
142 </ul>
146 </div>
147 </div>
148 </nav>
150 <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">
153 <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
154 <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
155 <a href="../../index.html">TISCI</a>
156 </nav>
160 <div class="wy-nav-content">
161 <div class="rst-content">
168 <div role="navigation" aria-label="breadcrumbs navigation">
169 <ul class="wy-breadcrumbs">
170 <li><a href="../../index.html">Docs</a> »</li>
172 <li><a href="../index.html">Chapter 5: SoC Family Specific Documentation</a> »</li>
174 <li>AM6 Device Group descriptions</li>
175 <li class="wy-breadcrumbs-aside">
179 </li>
180 </ul>
181 <hr/>
182 </div>
183 <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
184 <div itemprop="articleBody">
186 <div class="section" id="am6-device-group-descriptions">
187 <h1>AM6 Device Group descriptions<a class="headerlink" href="#am6-device-group-descriptions" title="Permalink to this headline">¶</a></h1>
188 <div class="section" id="introduction">
189 <span id="soc-doc-am6-public-devgrp-desc-intro"></span><h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
190 <p>This chapter provides information of specific device groups(DEVGRP)
191 that are permitted in the AM6 SoC. These device groups are more specific
192 grouping of devices and resources used optionally to have staged init
193 sequence control of the SoC.</p>
194 </div>
195 <div class="section" id="enumeration-of-device-group-ids">
196 <span id="soc-doc-am6-public-devgrp-desc-devgrp-list"></span><h2>Enumeration of Device group IDs<a class="headerlink" href="#enumeration-of-device-group-ids" title="Permalink to this headline">¶</a></h2>
197 <table border="1" class="docutils">
198 <colgroup>
199 <col width="8%" />
200 <col width="9%" />
201 <col width="6%" />
202 <col width="77%" />
203 </colgroup>
204 <thead valign="bottom">
205 <tr class="row-odd"><th class="head">SoC Devgrp ID</th>
206 <th class="head">Generic Devgrp ID</th>
207 <th class="head">Flag Value</th>
208 <th class="head">Description</th>
209 </tr>
210 </thead>
211 <tbody valign="top">
212 <tr class="row-even"><td>MCU_WAKEUP</td>
213 <td>DEVGRP_00</td>
214 <td>0x1U << 0U</td>
215 <td>Set of MCU domain peripherals to initialize at boot and use during runtime. Utilize this device group of MCU/Wakeup domain peripherals to achieve a faster boot sequence</td>
216 </tr>
217 <tr class="row-odd"><td>MAIN</td>
218 <td>DEVGRP_01</td>
219 <td>0x1U << 1U</td>
220 <td>Set of Main domain peripherals to initialize at boot and use during runtime. Utilize this device group of non-critical peripherals for advanced use cases.</td>
221 </tr>
222 </tbody>
223 </table>
224 </div>
225 <div class="section" id="enumeration-devices-accessible-in-devgrp-mcu-wakeup">
226 <span id="soc-doc-am6-public-devgrp-desc-mcu-wakeup-ip-list"></span><h2>Enumeration Devices accessible in devgrp “MCU_WAKEUP”<a class="headerlink" href="#enumeration-devices-accessible-in-devgrp-mcu-wakeup" title="Permalink to this headline">¶</a></h2>
227 <table border="1" class="docutils">
228 <colgroup>
229 <col width="22%" />
230 <col width="78%" />
231 </colgroup>
232 <thead valign="bottom">
233 <tr class="row-odd"><th class="head">Device ID</th>
234 <th class="head">Device Name</th>
235 </tr>
236 </thead>
237 <tbody valign="top">
238 <tr class="row-even"><td>0</td>
239 <td>AM6_DEV_MCU_ADC0</td>
240 </tr>
241 <tr class="row-odd"><td>1</td>
242 <td>AM6_DEV_MCU_ADC1</td>
243 </tr>
244 <tr class="row-even"><td>5</td>
245 <td>AM6_DEV_MCU_CPSW0</td>
246 </tr>
247 <tr class="row-odd"><td>7</td>
248 <td>AM6_DEV_MCU_CPT2_AGGR0</td>
249 </tr>
250 <tr class="row-even"><td>17</td>
251 <td>AM6_DEV_MCU_DCC0</td>
252 </tr>
253 <tr class="row-odd"><td>18</td>
254 <td>AM6_DEV_MCU_DCC1</td>
255 </tr>
256 <tr class="row-even"><td>19</td>
257 <td>AM6_DEV_MCU_DCC2</td>
258 </tr>
259 <tr class="row-odd"><td>22</td>
260 <td>AM6_DEV_WKUP_DMSC0</td>
261 </tr>
262 <tr class="row-even"><td>35</td>
263 <td>AM6_DEV_MCU_TIMER0</td>
264 </tr>
265 <tr class="row-odd"><td>36</td>
266 <td>AM6_DEV_MCU_TIMER1</td>
267 </tr>
268 <tr class="row-even"><td>37</td>
269 <td>AM6_DEV_MCU_TIMER2</td>
270 </tr>
271 <tr class="row-odd"><td>38</td>
272 <td>AM6_DEV_MCU_TIMER3</td>
273 </tr>
274 <tr class="row-even"><td>53</td>
275 <td>AM6_DEV_MCU_ESM0</td>
276 </tr>
277 <tr class="row-odd"><td>54</td>
278 <td>AM6_DEV_WKUP_ESM0</td>
279 </tr>
280 <tr class="row-even"><td>59</td>
281 <td>AM6_DEV_WKUP_GPIO0</td>
282 </tr>
283 <tr class="row-odd"><td>72</td>
284 <td>AM6_DEV_MCU_EFUSE0</td>
285 </tr>
286 <tr class="row-even"><td>75</td>
287 <td>AM6_DEV_MCU_PBIST0</td>
288 </tr>
289 <tr class="row-odd"><td>77</td>
290 <td>AM6_DEV_WKUP_PLLCTRL0</td>
291 </tr>
292 <tr class="row-even"><td>78</td>
293 <td>AM6_DEV_MCU_ROM0</td>
294 </tr>
295 <tr class="row-odd"><td>79</td>
296 <td>AM6_DEV_WKUP_PSC0</td>
297 </tr>
298 <tr class="row-even"><td>80</td>
299 <td>AM6_DEV_WKUP_VTM0</td>
300 </tr>
301 <tr class="row-odd"><td>89</td>
302 <td>AM6_DEV_MCU_CBASS0</td>
303 </tr>
304 <tr class="row-even"><td>90</td>
305 <td>AM6_DEV_MCU_CBASS_DEBUG0</td>
306 </tr>
307 <tr class="row-odd"><td>91</td>
308 <td>AM6_DEV_MCU_CBASS_FW0</td>
309 </tr>
310 <tr class="row-even"><td>92</td>
311 <td>AM6_DEV_MCU_ECC_AGGR0</td>
312 </tr>
313 <tr class="row-odd"><td>93</td>
314 <td>AM6_DEV_MCU_ECC_AGGR1</td>
315 </tr>
316 <tr class="row-even"><td>94</td>
317 <td>AM6_DEV_WKUP_CBASS0</td>
318 </tr>
319 <tr class="row-odd"><td>95</td>
320 <td>AM6_DEV_WKUP_ECC_AGGR0</td>
321 </tr>
322 <tr class="row-even"><td>96</td>
323 <td>AM6_DEV_WKUP_CBASS_FW0</td>
324 </tr>
325 <tr class="row-odd"><td>102</td>
326 <td>AM6_DEV_MCU_MCAN0</td>
327 </tr>
328 <tr class="row-even"><td>103</td>
329 <td>AM6_DEV_MCU_MCAN1</td>
330 </tr>
331 <tr class="row-odd"><td>107</td>
332 <td>AM6_DEV_MCU_CTRL_MMR0</td>
333 </tr>
334 <tr class="row-even"><td>108</td>
335 <td>AM6_DEV_MCU_PLL_MMR0</td>
336 </tr>
337 <tr class="row-odd"><td>109</td>
338 <td>AM6_DEV_MCU_SEC_MMR0</td>
339 </tr>
340 <tr class="row-even"><td>114</td>
341 <td>AM6_DEV_MCU_I2C0</td>
342 </tr>
343 <tr class="row-odd"><td>115</td>
344 <td>AM6_DEV_WKUP_I2C0</td>
345 </tr>
346 <tr class="row-even"><td>116</td>
347 <td>AM6_DEV_MCU_MSRAM0</td>
348 </tr>
349 <tr class="row-odd"><td>119</td>
350 <td>AM6_DEV_MCU_NAVSS0</td>
351 </tr>
352 <tr class="row-even"><td>125</td>
353 <td>AM6_DEV_MCU_PDMA0</td>
354 </tr>
355 <tr class="row-odd"><td>126</td>
356 <td>AM6_DEV_MCU_PDMA1</td>
357 </tr>
358 <tr class="row-even"><td>127</td>
359 <td>AM6_DEV_MCU_PSRAM0</td>
360 </tr>
361 <tr class="row-odd"><td>129</td>
362 <td>AM6_DEV_MCU_ARMSS0</td>
363 </tr>
364 <tr class="row-even"><td>134</td>
365 <td>AM6_DEV_MCU_RTI0</td>
366 </tr>
367 <tr class="row-odd"><td>135</td>
368 <td>AM6_DEV_MCU_RTI1</td>
369 </tr>
370 <tr class="row-even"><td>142</td>
371 <td>AM6_DEV_MCU_MCSPI0</td>
372 </tr>
373 <tr class="row-odd"><td>143</td>
374 <td>AM6_DEV_MCU_MCSPI1</td>
375 </tr>
376 <tr class="row-even"><td>144</td>
377 <td>AM6_DEV_MCU_MCSPI2</td>
378 </tr>
379 <tr class="row-odd"><td>149</td>
380 <td>AM6_DEV_MCU_UART0</td>
381 </tr>
382 <tr class="row-even"><td>150</td>
383 <td>AM6_DEV_WKUP_UART0</td>
384 </tr>
385 <tr class="row-odd"><td>155</td>
386 <td>AM6_DEV_WKUP_CTRL_MMR0</td>
387 </tr>
388 <tr class="row-even"><td>156</td>
389 <td>AM6_DEV_WKUP_GPIOMUX_INTRTR0</td>
390 </tr>
391 <tr class="row-odd"><td>159</td>
392 <td>AM6_DEV_MCU_ARMSS0_CPU0</td>
393 </tr>
394 <tr class="row-even"><td>189</td>
395 <td>AM6_DEV_MCU_NAVSS0_INTR_AGGR_0</td>
396 </tr>
397 <tr class="row-odd"><td>190</td>
398 <td>AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0</td>
399 </tr>
400 <tr class="row-even"><td>191</td>
401 <td>AM6_DEV_MCU_NAVSS0_PROXY0</td>
402 </tr>
403 <tr class="row-odd"><td>194</td>
404 <td>AM6_DEV_MCU_NAVSS0_UDMAP0</td>
405 </tr>
406 <tr class="row-even"><td>195</td>
407 <td>AM6_DEV_MCU_NAVSS0_RINGACC0</td>
408 </tr>
409 <tr class="row-odd"><td>207</td>
410 <td>AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S1_3</td>
411 </tr>
412 <tr class="row-even"><td>208</td>
413 <td>AM6_DEV_CPT2_PROBE_VBUSM_MCU_EXPORT_SLV_0</td>
414 </tr>
415 <tr class="row-odd"><td>210</td>
416 <td>AM6_DEV_CPT2_PROBE_VBUSM_MCU_SRAM_SLV_1</td>
417 </tr>
418 <tr class="row-even"><td>215</td>
419 <td>AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S0_2</td>
420 </tr>
421 <tr class="row-odd"><td>217</td>
422 <td>AM6_DEV_K3_ARM_ATB_FUNNEL_3_32_MCU_0</td>
423 </tr>
424 <tr class="row-even"><td>218</td>
425 <td>AM6_DEV_ICEMELTER_WKUP_0</td>
426 </tr>
427 <tr class="row-odd"><td>220</td>
428 <td>AM6_DEV_VDC_DATA_VBUSM_32B_REF_WKUP2MCU</td>
429 </tr>
430 <tr class="row-even"><td>221</td>
431 <td>AM6_DEV_VDC_DATA_VBUSM_32B_REF_MCU2WKUP</td>
432 </tr>
433 <tr class="row-odd"><td>224</td>
434 <td>AM6_DEV_VDC_DMSC_DBG_VBUSP_32B_REF_DBG2DMSC</td>
435 </tr>
436 <tr class="row-even"><td>227</td>
437 <td>AM6_DEV_VDC_SOC_FW_VBUSP_32B_REF_FWWKUP2MCU</td>
438 </tr>
439 <tr class="row-odd"><td>231</td>
440 <td>AM6_DEV_GS80PRG_SOC_WRAP_WKUP_0</td>
441 </tr>
442 <tr class="row-even"><td>232</td>
443 <td>AM6_DEV_GS80PRG_MCU_WRAP_WKUP_0</td>
444 </tr>
445 <tr class="row-odd"><td>233</td>
446 <td>AM6_DEV_MX_WAKEUP_RESET_SYNC_WKUP_0</td>
447 </tr>
448 <tr class="row-even"><td>235</td>
449 <td>AM6_DEV_MX_EFUSE_MCU_CHAIN_MCU_0</td>
450 </tr>
451 <tr class="row-odd"><td>245</td>
452 <td>AM6_DEV_MCU_ARMSS0_CPU1</td>
453 </tr>
454 </tbody>
455 </table>
456 </div>
457 <div class="section" id="enumeration-devices-accessible-in-devgrp-main">
458 <span id="soc-doc-am6-public-devgrp-desc-main-ip-list"></span><h2>Enumeration Devices accessible in devgrp “MAIN”<a class="headerlink" href="#enumeration-devices-accessible-in-devgrp-main" title="Permalink to this headline">¶</a></h2>
459 <table border="1" class="docutils">
460 <colgroup>
461 <col width="21%" />
462 <col width="79%" />
463 </colgroup>
464 <thead valign="bottom">
465 <tr class="row-odd"><th class="head">Device ID</th>
466 <th class="head">Device Name</th>
467 </tr>
468 </thead>
469 <tbody valign="top">
470 <tr class="row-even"><td>2</td>
471 <td>AM6_DEV_CAL0</td>
472 </tr>
473 <tr class="row-odd"><td>3</td>
474 <td>AM6_DEV_CMPEVENT_INTRTR0</td>
475 </tr>
476 <tr class="row-even"><td>6</td>
477 <td>AM6_DEV_CPT2_AGGR0</td>
478 </tr>
479 <tr class="row-odd"><td>8</td>
480 <td>AM6_DEV_STM0</td>
481 </tr>
482 <tr class="row-even"><td>9</td>
483 <td>AM6_DEV_DCC0</td>
484 </tr>
485 <tr class="row-odd"><td>10</td>
486 <td>AM6_DEV_DCC1</td>
487 </tr>
488 <tr class="row-even"><td>11</td>
489 <td>AM6_DEV_DCC2</td>
490 </tr>
491 <tr class="row-odd"><td>12</td>
492 <td>AM6_DEV_DCC3</td>
493 </tr>
494 <tr class="row-even"><td>13</td>
495 <td>AM6_DEV_DCC4</td>
496 </tr>
497 <tr class="row-odd"><td>14</td>
498 <td>AM6_DEV_DCC5</td>
499 </tr>
500 <tr class="row-even"><td>15</td>
501 <td>AM6_DEV_DCC6</td>
502 </tr>
503 <tr class="row-odd"><td>16</td>
504 <td>AM6_DEV_DCC7</td>
505 </tr>
506 <tr class="row-even"><td>20</td>
507 <td>AM6_DEV_DDRSS0</td>
508 </tr>
509 <tr class="row-odd"><td>21</td>
510 <td>AM6_DEV_DEBUGSS_WRAP0</td>
511 </tr>
512 <tr class="row-even"><td>23</td>
513 <td>AM6_DEV_TIMER0</td>
514 </tr>
515 <tr class="row-odd"><td>24</td>
516 <td>AM6_DEV_TIMER1</td>
517 </tr>
518 <tr class="row-even"><td>25</td>
519 <td>AM6_DEV_TIMER10</td>
520 </tr>
521 <tr class="row-odd"><td>26</td>
522 <td>AM6_DEV_TIMER11</td>
523 </tr>
524 <tr class="row-even"><td>27</td>
525 <td>AM6_DEV_TIMER2</td>
526 </tr>
527 <tr class="row-odd"><td>28</td>
528 <td>AM6_DEV_TIMER3</td>
529 </tr>
530 <tr class="row-even"><td>29</td>
531 <td>AM6_DEV_TIMER4</td>
532 </tr>
533 <tr class="row-odd"><td>30</td>
534 <td>AM6_DEV_TIMER5</td>
535 </tr>
536 <tr class="row-even"><td>31</td>
537 <td>AM6_DEV_TIMER6</td>
538 </tr>
539 <tr class="row-odd"><td>32</td>
540 <td>AM6_DEV_TIMER7</td>
541 </tr>
542 <tr class="row-even"><td>33</td>
543 <td>AM6_DEV_TIMER8</td>
544 </tr>
545 <tr class="row-odd"><td>34</td>
546 <td>AM6_DEV_TIMER9</td>
547 </tr>
548 <tr class="row-even"><td>39</td>
549 <td>AM6_DEV_ECAP0</td>
550 </tr>
551 <tr class="row-odd"><td>40</td>
552 <td>AM6_DEV_EHRPWM0</td>
553 </tr>
554 <tr class="row-even"><td>41</td>
555 <td>AM6_DEV_EHRPWM1</td>
556 </tr>
557 <tr class="row-odd"><td>42</td>
558 <td>AM6_DEV_EHRPWM2</td>
559 </tr>
560 <tr class="row-even"><td>43</td>
561 <td>AM6_DEV_EHRPWM3</td>
562 </tr>
563 <tr class="row-odd"><td>44</td>
564 <td>AM6_DEV_EHRPWM4</td>
565 </tr>
566 <tr class="row-even"><td>45</td>
567 <td>AM6_DEV_EHRPWM5</td>
568 </tr>
569 <tr class="row-odd"><td>46</td>
570 <td>AM6_DEV_ELM0</td>
571 </tr>
572 <tr class="row-even"><td>47</td>
573 <td>AM6_DEV_MMCSD0</td>
574 </tr>
575 <tr class="row-odd"><td>48</td>
576 <td>AM6_DEV_MMCSD1</td>
577 </tr>
578 <tr class="row-even"><td>49</td>
579 <td>AM6_DEV_EQEP0</td>
580 </tr>
581 <tr class="row-odd"><td>50</td>
582 <td>AM6_DEV_EQEP1</td>
583 </tr>
584 <tr class="row-even"><td>51</td>
585 <td>AM6_DEV_EQEP2</td>
586 </tr>
587 <tr class="row-odd"><td>52</td>
588 <td>AM6_DEV_ESM0</td>
589 </tr>
590 <tr class="row-even"><td>56</td>
591 <td>AM6_DEV_GIC0</td>
592 </tr>
593 <tr class="row-odd"><td>57</td>
594 <td>AM6_DEV_GPIO0</td>
595 </tr>
596 <tr class="row-even"><td>58</td>
597 <td>AM6_DEV_GPIO1</td>
598 </tr>
599 <tr class="row-odd"><td>60</td>
600 <td>AM6_DEV_GPMC0</td>
601 </tr>
602 <tr class="row-even"><td>61</td>
603 <td>AM6_DEV_GTC0</td>
604 </tr>
605 <tr class="row-odd"><td>62</td>
606 <td>AM6_DEV_PRU_ICSSG0</td>
607 </tr>
608 <tr class="row-even"><td>63</td>
609 <td>AM6_DEV_PRU_ICSSG1</td>
610 </tr>
611 <tr class="row-odd"><td>64</td>
612 <td>AM6_DEV_PRU_ICSSG2</td>
613 </tr>
614 <tr class="row-even"><td>65</td>
615 <td>AM6_DEV_GPU0</td>
616 </tr>
617 <tr class="row-odd"><td>66</td>
618 <td>AM6_DEV_CCDEBUGSS0</td>
619 </tr>
620 <tr class="row-even"><td>67</td>
621 <td>AM6_DEV_DSS0</td>
622 </tr>
623 <tr class="row-odd"><td>68</td>
624 <td>AM6_DEV_DEBUGSS0</td>
625 </tr>
626 <tr class="row-even"><td>69</td>
627 <td>AM6_DEV_EFUSE0</td>
628 </tr>
629 <tr class="row-odd"><td>70</td>
630 <td>AM6_DEV_PSC0</td>
631 </tr>
632 <tr class="row-even"><td>71</td>
633 <td>AM6_DEV_MCU_DEBUGSS0</td>
634 </tr>
635 <tr class="row-odd"><td>73</td>
636 <td>AM6_DEV_PBIST0</td>
637 </tr>
638 <tr class="row-even"><td>74</td>
639 <td>AM6_DEV_PBIST1</td>
640 </tr>
641 <tr class="row-odd"><td>76</td>
642 <td>AM6_DEV_PLLCTRL0</td>
643 </tr>
644 <tr class="row-even"><td>81</td>
645 <td>AM6_DEV_DEBUGSUSPENDRTR0</td>
646 </tr>
647 <tr class="row-odd"><td>82</td>
648 <td>AM6_DEV_CBASS0</td>
649 </tr>
650 <tr class="row-even"><td>83</td>
651 <td>AM6_DEV_CBASS_DEBUG0</td>
652 </tr>
653 <tr class="row-odd"><td>84</td>
654 <td>AM6_DEV_CBASS_FW0</td>
655 </tr>
656 <tr class="row-even"><td>85</td>
657 <td>AM6_DEV_CBASS_INFRA0</td>
658 </tr>
659 <tr class="row-odd"><td>86</td>
660 <td>AM6_DEV_ECC_AGGR0</td>
661 </tr>
662 <tr class="row-even"><td>87</td>
663 <td>AM6_DEV_ECC_AGGR1</td>
664 </tr>
665 <tr class="row-odd"><td>88</td>
666 <td>AM6_DEV_ECC_AGGR2</td>
667 </tr>
668 <tr class="row-even"><td>97</td>
669 <td>AM6_DEV_MAIN2MCU_LVL_INTRTR0</td>
670 </tr>
671 <tr class="row-odd"><td>98</td>
672 <td>AM6_DEV_MAIN2MCU_PLS_INTRTR0</td>
673 </tr>
674 <tr class="row-even"><td>99</td>
675 <td>AM6_DEV_CTRL_MMR0</td>
676 </tr>
677 <tr class="row-odd"><td>100</td>
678 <td>AM6_DEV_GPIOMUX_INTRTR0</td>
679 </tr>
680 <tr class="row-even"><td>101</td>
681 <td>AM6_DEV_PLL_MMR0</td>
682 </tr>
683 <tr class="row-odd"><td>104</td>
684 <td>AM6_DEV_MCASP0</td>
685 </tr>
686 <tr class="row-even"><td>105</td>
687 <td>AM6_DEV_MCASP1</td>
688 </tr>
689 <tr class="row-odd"><td>106</td>
690 <td>AM6_DEV_MCASP2</td>
691 </tr>
692 <tr class="row-even"><td>110</td>
693 <td>AM6_DEV_I2C0</td>
694 </tr>
695 <tr class="row-odd"><td>111</td>
696 <td>AM6_DEV_I2C1</td>
697 </tr>
698 <tr class="row-even"><td>112</td>
699 <td>AM6_DEV_I2C2</td>
700 </tr>
701 <tr class="row-odd"><td>113</td>
702 <td>AM6_DEV_I2C3</td>
703 </tr>
704 <tr class="row-even"><td>117</td>
705 <td>AM6_DEV_DFTSS0</td>
706 </tr>
707 <tr class="row-odd"><td>118</td>
708 <td>AM6_DEV_NAVSS0</td>
709 </tr>
710 <tr class="row-even"><td>120</td>
711 <td>AM6_DEV_PCIE0</td>
712 </tr>
713 <tr class="row-odd"><td>121</td>
714 <td>AM6_DEV_PCIE1</td>
715 </tr>
716 <tr class="row-even"><td>122</td>
717 <td>AM6_DEV_PDMA_DEBUG0</td>
718 </tr>
719 <tr class="row-odd"><td>123</td>
720 <td>AM6_DEV_PDMA0</td>
721 </tr>
722 <tr class="row-even"><td>124</td>
723 <td>AM6_DEV_PDMA1</td>
724 </tr>
725 <tr class="row-odd"><td>128</td>
726 <td>AM6_DEV_PSRAMECC0</td>
727 </tr>
728 <tr class="row-even"><td>130</td>
729 <td>AM6_DEV_RTI0</td>
730 </tr>
731 <tr class="row-odd"><td>131</td>
732 <td>AM6_DEV_RTI1</td>
733 </tr>
734 <tr class="row-even"><td>132</td>
735 <td>AM6_DEV_RTI2</td>
736 </tr>
737 <tr class="row-odd"><td>133</td>
738 <td>AM6_DEV_RTI3</td>
739 </tr>
740 <tr class="row-even"><td>136</td>
741 <td>AM6_DEV_SA2_UL0</td>
742 </tr>
743 <tr class="row-odd"><td>137</td>
744 <td>AM6_DEV_MCSPI0</td>
745 </tr>
746 <tr class="row-even"><td>138</td>
747 <td>AM6_DEV_MCSPI1</td>
748 </tr>
749 <tr class="row-odd"><td>139</td>
750 <td>AM6_DEV_MCSPI2</td>
751 </tr>
752 <tr class="row-even"><td>140</td>
753 <td>AM6_DEV_MCSPI3</td>
754 </tr>
755 <tr class="row-odd"><td>141</td>
756 <td>AM6_DEV_MCSPI4</td>
757 </tr>
758 <tr class="row-even"><td>145</td>
759 <td>AM6_DEV_TIMESYNC_INTRTR0</td>
760 </tr>
761 <tr class="row-odd"><td>146</td>
762 <td>AM6_DEV_UART0</td>
763 </tr>
764 <tr class="row-even"><td>147</td>
765 <td>AM6_DEV_UART1</td>
766 </tr>
767 <tr class="row-odd"><td>148</td>
768 <td>AM6_DEV_UART2</td>
769 </tr>
770 <tr class="row-even"><td>151</td>
771 <td>AM6_DEV_USB3SS0</td>
772 </tr>
773 <tr class="row-odd"><td>152</td>
774 <td>AM6_DEV_USB3SS1</td>
775 </tr>
776 <tr class="row-even"><td>153</td>
777 <td>AM6_DEV_SERDES0</td>
778 </tr>
779 <tr class="row-odd"><td>154</td>
780 <td>AM6_DEV_SERDES1</td>
781 </tr>
782 <tr class="row-even"><td>157</td>
783 <td>AM6_DEV_BOARD0</td>
784 </tr>
785 <tr class="row-odd"><td>161</td>
786 <td>AM6_DEV_WKUP_DMSC0_CORTEX_M3_0</td>
787 </tr>
788 <tr class="row-even"><td>163</td>
789 <td>AM6_DEV_NAVSS0_CPTS0</td>
790 </tr>
791 <tr class="row-odd"><td>164</td>
792 <td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER0</td>
793 </tr>
794 <tr class="row-even"><td>165</td>
795 <td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER1</td>
796 </tr>
797 <tr class="row-odd"><td>166</td>
798 <td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER2</td>
799 </tr>
800 <tr class="row-even"><td>167</td>
801 <td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER3</td>
802 </tr>
803 <tr class="row-odd"><td>168</td>
804 <td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER4</td>
805 </tr>
806 <tr class="row-even"><td>169</td>
807 <td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER5</td>
808 </tr>
809 <tr class="row-odd"><td>170</td>
810 <td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER6</td>
811 </tr>
812 <tr class="row-even"><td>171</td>
813 <td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER7</td>
814 </tr>
815 <tr class="row-odd"><td>172</td>
816 <td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER8</td>
817 </tr>
818 <tr class="row-even"><td>173</td>
819 <td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER9</td>
820 </tr>
821 <tr class="row-odd"><td>174</td>
822 <td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER10</td>
823 </tr>
824 <tr class="row-even"><td>175</td>
825 <td>AM6_DEV_NAVSS0_MAILBOX0_CLUSTER11</td>
826 </tr>
827 <tr class="row-odd"><td>176</td>
828 <td>AM6_DEV_NAVSS0_MCRC0</td>
829 </tr>
830 <tr class="row-even"><td>177</td>
831 <td>AM6_DEV_NAVSS0_PVU0</td>
832 </tr>
833 <tr class="row-odd"><td>178</td>
834 <td>AM6_DEV_NAVSS0_PVU1</td>
835 </tr>
836 <tr class="row-even"><td>179</td>
837 <td>AM6_DEV_NAVSS0_UDMASS_INTA0</td>
838 </tr>
839 <tr class="row-odd"><td>180</td>
840 <td>AM6_DEV_NAVSS0_MODSS_INTA0</td>
841 </tr>
842 <tr class="row-even"><td>181</td>
843 <td>AM6_DEV_NAVSS0_MODSS_INTA1</td>
844 </tr>
845 <tr class="row-odd"><td>182</td>
846 <td>AM6_DEV_NAVSS0_INTR_ROUTER_0</td>
847 </tr>
848 <tr class="row-even"><td>183</td>
849 <td>AM6_DEV_NAVSS0_TIMER_MGR0</td>
850 </tr>
851 <tr class="row-odd"><td>184</td>
852 <td>AM6_DEV_NAVSS0_TIMER_MGR1</td>
853 </tr>
854 <tr class="row-even"><td>185</td>
855 <td>AM6_DEV_NAVSS0_PROXY0</td>
856 </tr>
857 <tr class="row-odd"><td>187</td>
858 <td>AM6_DEV_NAVSS0_RINGACC0</td>
859 </tr>
860 <tr class="row-even"><td>188</td>
861 <td>AM6_DEV_NAVSS0_UDMAP0</td>
862 </tr>
863 <tr class="row-odd"><td>193</td>
864 <td>AM6_DEV_MCU_NAVSS0_MCRC0</td>
865 </tr>
866 <tr class="row-even"><td>196</td>
867 <td>AM6_DEV_COMPUTE_CLUSTER_MSMC0</td>
868 </tr>
869 <tr class="row-odd"><td>197</td>
870 <td>AM6_DEV_COMPUTE_CLUSTER_PBIST0</td>
871 </tr>
872 <tr class="row-even"><td>198</td>
873 <td>AM6_DEV_COMPUTE_CLUSTER_CPAC0</td>
874 </tr>
875 <tr class="row-odd"><td>199</td>
876 <td>AM6_DEV_COMPUTE_CLUSTER_CPAC_PBIST0</td>
877 </tr>
878 <tr class="row-even"><td>200</td>
879 <td>AM6_DEV_COMPUTE_CLUSTER_CPAC1</td>
880 </tr>
881 <tr class="row-odd"><td>201</td>
882 <td>AM6_DEV_COMPUTE_CLUSTER_CPAC_PBIST1</td>
883 </tr>
884 <tr class="row-even"><td>202</td>
885 <td>AM6_DEV_COMPUTE_CLUSTER_A53_0</td>
886 </tr>
887 <tr class="row-odd"><td>203</td>
888 <td>AM6_DEV_COMPUTE_CLUSTER_A53_1</td>
889 </tr>
890 <tr class="row-even"><td>204</td>
891 <td>AM6_DEV_COMPUTE_CLUSTER_A53_2</td>
892 </tr>
893 <tr class="row-odd"><td>205</td>
894 <td>AM6_DEV_COMPUTE_CLUSTER_A53_3</td>
895 </tr>
896 <tr class="row-even"><td>206</td>
897 <td>AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMLO_4</td>
898 </tr>
899 <tr class="row-odd"><td>209</td>
900 <td>AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMHI_3</td>
901 </tr>
902 <tr class="row-even"><td>211</td>
903 <td>AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRHI_5</td>
904 </tr>
905 <tr class="row-odd"><td>212</td>
906 <td>AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRLO_6</td>
907 </tr>
908 <tr class="row-even"><td>213</td>
909 <td>AM6_DEV_CPT2_PROBE_VBUSM_MAIN_CAL0_0</td>
910 </tr>
911 <tr class="row-odd"><td>214</td>
912 <td>AM6_DEV_CPT2_PROBE_VBUSM_MAIN_DSS_2</td>
913 </tr>
914 <tr class="row-even"><td>216</td>
915 <td>AM6_DEV_OLDI_TX_CORE_MAIN_0</td>
916 </tr>
917 <tr class="row-odd"><td>219</td>
918 <td>AM6_DEV_K3_LED_MAIN_0</td>
919 </tr>
920 <tr class="row-even"><td>222</td>
921 <td>AM6_DEV_VDC_DATA_VBUSM_64B_REF_MAIN2MCU</td>
922 </tr>
923 <tr class="row-odd"><td>223</td>
924 <td>AM6_DEV_VDC_DATA_VBUSM_64B_REF_MCU2MAIN</td>
925 </tr>
926 <tr class="row-even"><td>225</td>
927 <td>AM6_DEV_VDC_INFRA_VBUSP_32B_REF_WKUP2MAIN_INFRA</td>
928 </tr>
929 <tr class="row-odd"><td>226</td>
930 <td>AM6_DEV_VDC_INFRA_VBUSP_32B_REF_MCU2MAIN_INFRA</td>
931 </tr>
932 <tr class="row-even"><td>228</td>
933 <td>AM6_DEV_VDC_SOC_FW_VBUSP_32B_REF_FWMCU2MAIN</td>
934 </tr>
935 <tr class="row-odd"><td>229</td>
936 <td>AM6_DEV_VDC_MCU_DBG_VBUSP_32B_REF_DBGMAIN2MCU</td>
937 </tr>
938 <tr class="row-even"><td>230</td>
939 <td>AM6_DEV_VDC_NAV_PSIL_128B_REF_MAIN2MCU</td>
940 </tr>
941 <tr class="row-odd"><td>234</td>
942 <td>AM6_DEV_MX_EFUSE_MAIN_CHAIN_MAIN_0</td>
943 </tr>
944 <tr class="row-even"><td>236</td>
945 <td>AM6_DEV_DUMMY_IP_LPSC_WKUP2MCU_VD</td>
946 </tr>
947 <tr class="row-odd"><td>237</td>
948 <td>AM6_DEV_DUMMY_IP_LPSC_WKUP2MAIN_INFRA_VD</td>
949 </tr>
950 <tr class="row-even"><td>238</td>
951 <td>AM6_DEV_DUMMY_IP_LPSC_DEBUG2DMSC_VD</td>
952 </tr>
953 <tr class="row-odd"><td>239</td>
954 <td>AM6_DEV_DUMMY_IP_LPSC_DMSC_VD</td>
955 </tr>
956 <tr class="row-even"><td>240</td>
957 <td>AM6_DEV_DUMMY_IP_LPSC_MCU2MAIN_INFRA_VD</td>
958 </tr>
959 <tr class="row-odd"><td>241</td>
960 <td>AM6_DEV_DUMMY_IP_LPSC_MCU2MAIN_VD</td>
961 </tr>
962 <tr class="row-even"><td>242</td>
963 <td>AM6_DEV_DUMMY_IP_LPSC_MCU2WKUP_VD</td>
964 </tr>
965 <tr class="row-odd"><td>243</td>
966 <td>AM6_DEV_DUMMY_IP_LPSC_MAIN2MCU_VD</td>
967 </tr>
968 <tr class="row-even"><td>244</td>
969 <td>AM6_DEV_DUMMY_IP_LPSC_EMIF_DATA_VD</td>
970 </tr>
971 <tr class="row-odd"><td>246</td>
972 <td>AM6_DEV_MCU_FSS0_FSAS_0</td>
973 </tr>
974 <tr class="row-even"><td>247</td>
975 <td>AM6_DEV_MCU_FSS0_HYPERBUS0</td>
976 </tr>
977 <tr class="row-odd"><td>248</td>
978 <td>AM6_DEV_MCU_FSS0_OSPI_0</td>
979 </tr>
980 <tr class="row-even"><td>249</td>
981 <td>AM6_DEV_MCU_FSS0_OSPI_1</td>
982 </tr>
983 </tbody>
984 </table>
985 </div>
986 </div>
989 </div>
990 </div>
991 <footer>
993 <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
995 <a href="extended_otp.html" class="btn btn-neutral float-right" title="AM65x Extended OTP Information" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
998 <a href="firewalls.html" class="btn btn-neutral" title="AM6 Firewall Descriptions" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
1000 </div>
1003 <hr/>
1005 <div role="contentinfo">
1006 <p>
1007 <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">© Copyright 2016-2020</a>, Texas Instruments Incorporated. All rights reserved. <br>
1008 <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
1010 </p>
1011 </div>
1013 </footer>
1015 </div>
1016 </div>
1018 </section>
1020 </div>
1026 <script type="text/javascript">
1027 var DOCUMENTATION_OPTIONS = {
1028 URL_ROOT:'../../',
1029 VERSION:'20.00.00',
1030 COLLAPSE_INDEX:false,
1031 FILE_SUFFIX:'.html',
1032 HAS_SOURCE: true
1033 };
1034 </script>
1035 <script type="text/javascript" src="../../_static/jquery.js"></script>
1036 <script type="text/javascript" src="../../_static/underscore.js"></script>
1037 <script type="text/javascript" src="../../_static/doctools.js"></script>
1038 <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
1040 <script src="http://www.ti.com/assets/js/headerfooter/analytics.js" type="text/javascript" charset="utf-8"></script>
1046 <script type="text/javascript" src="../../_static/js/theme.js"></script>
1051 <script type="text/javascript">
1052 jQuery(function () {
1053 SphinxRtdTheme.StickyNav.enable();
1054 });
1056 var menuHeight = window.innerHeight;
1058 var contentOffset = $(".wy-nav-content-wrap").offset();
1059 var contentHeight = $(".wy-nav-content-wrap").height();
1060 var contentBottom = contentOffset.top + contentHeight;
1062 function setNavbarTop() {
1063 var scrollTop = $(window).scrollTop();
1064 var maxTop = scrollTop + menuHeight;
1066 // If past the header
1067 if (scrollTop > contentOffset.top && maxTop < contentBottom) {
1068 stickyTop = scrollTop - contentOffset.top;
1069 } else if (maxTop > contentBottom) {
1070 stickyTop = scrollTop - contentOffset.top - (maxTop - contentBottom);
1071 } else {
1072 stickyTop = 0;
1073 }
1075 $(".wy-nav-side").css("top", stickyTop);
1076 }
1078 $(document).ready(function() {
1079 setNavbarTop();
1080 $(window).scroll(function () {
1081 setNavbarTop();
1082 });
1084 $('body').on("mousewheel", function () {
1085 // Remove default behavior
1086 event.preventDefault();
1087 // Scroll without smoothing
1088 var wheelDelta = event.wheelDelta;
1089 var currentScrollPosition = window.pageYOffset;
1090 window.scrollTo(0, currentScrollPosition - wheelDelta);
1091 });
1092 });
1093 </script>
1096 </body>
1097 </html>