packages/ti/drv/sciclient/soc/sysfw/binaries/system-firmware-public-documentation/5_soc_doc/j721e/devices.html

   1
   2
   3 <!DOCTYPE html>
   4 <!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
   5 <!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
   6 <head>
   7   <meta charset="utf-8">
   8
   9   <meta name="viewport" content="width=device-width, initial-scale=1.0">
  10
  11   <title>J721E Devices Descriptions &mdash; TISCI User Guide</title>
  12
  13
  14
  15
  16     <link rel="shortcut icon" href="../../_static/favicon.ico"/>
  17
  18
  19
  20
  21
  22
  23
  24
  25
  26
  27
  28
  29     <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  30
  31
  32
  33     <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
  34
  35
  36
  37         <link rel="index" title="Index"
  38               href="../../genindex.html"/>
  39         <link rel="search" title="Search" href="../../search.html"/>
  40     <link rel="top" title="TISCI User Guide" href="../../index.html"/>
  41         <link rel="up" title="Chapter 5: SoC Family Specific Documentation" href="../index.html"/>
  42         <link rel="next" title="J721E Clock Identifiers" href="clocks.html"/>
  43         <link rel="prev" title="J721E Host Descriptions" href="hosts.html"/>
  44
  45
  46   <script src="../../_static/js/modernizr.min.js"></script>
  47
  48 </head>
  49
  50 <body class="wy-body-for-nav" role="document">
  51   <header id="tiHeader">
  52     <div class="top">
  53       <ul>
  54         <li id="top_logo">
  55           <a href="http://www.ti.com">
  56             <img src="../../_static/img/ti_logo.png"/>
  57           </a>
  58         </li>
  59       </ul>
  60     </div>
  61     <div class="nav"></div>
  62   </header>
  63   <div class="wy-grid-for-nav">
  64
  65
  66     <nav data-toggle="wy-nav-shift" class="wy-nav-side">
  67       <div class="wy-side-scroll">
  68         <div class="wy-side-nav-search">
  69
  70
  71
  72             <a href="../../index.html" class="icon icon-home"> TISCI
  73
  74
  75
  76           </a>
  77
  78
  79
  80
  81               <div class="version">
  82                 20.00.00
  83               </div>
  84
  85
  86
  87
  88 <div role="search">
  89   <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
  90     <input type="text" name="q" placeholder="Search docs" />
  91     <input type="hidden" name="check_keywords" value="yes" />
  92     <input type="hidden" name="area" value="default" />
  93   </form>
  94 </div>
  95
  96
  97         </div>
  98
  99         <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
 100
 101
 102
 103                 <ul class="current">
 104 <li class="toctree-l1"><a class="reference internal" href="../../1_intro/index.html">Chapter 1: Introduction</a></li>
 105 <li class="toctree-l1"><a class="reference internal" href="../../2_tisci_msgs/index.html">Chapter 2: TISCI Message Documentation</a></li>
 106 <li class="toctree-l1"><a class="reference internal" href="../../3_boardcfg/index.html">Chapter 3: Board Configuration</a></li>
 107 <li class="toctree-l1"><a class="reference internal" href="../../4_trace/index.html">Chapter 4: Interpreting Trace Data</a></li>
 108 <li class="toctree-l1 current"><a class="reference internal" href="../index.html">Chapter 5: SoC Family Specific Documentation</a><ul class="current">
 109 <li class="toctree-l2"><a class="reference internal" href="../index.html#am65x-sr1">AM65x SR1</a></li>
 110 <li class="toctree-l2"><a class="reference internal" href="../index.html#am65x-sr2">AM65x SR2</a></li>
 111 <li class="toctree-l2"><a class="reference internal" href="../index.html#am64x">AM64x</a></li>
 112 <li class="toctree-l2 current"><a class="reference internal" href="../index.html#j721e">J721E</a><ul class="current">
 113 <li class="toctree-l3"><a class="reference internal" href="hosts.html">J721E Host Descriptions</a></li>
 114 <li class="toctree-l3 current"><a class="current reference internal" href="#">J721E Devices Descriptions</a><ul>
 115 <li class="toctree-l4"><a class="reference internal" href="#introduction">Introduction</a></li>
 116 <li class="toctree-l4"><a class="reference internal" href="#enumeration-of-device-ids">Enumeration of Device IDs</a></li>
 117 </ul>
 118 </li>
 119 <li class="toctree-l3"><a class="reference internal" href="clocks.html">J721E Clock Identifiers</a></li>
 120 <li class="toctree-l3"><a class="reference internal" href="pll_data.html">J721E PLL Defaults</a></li>
 121 <li class="toctree-l3"><a class="reference internal" href="resasg_types.html">J721E Board Configuration Resource Assignment Type Descriptions</a></li>
 122 <li class="toctree-l3"><a class="reference internal" href="interrupt_cfg.html">J721E Interrupt Management Device Descriptions</a></li>
 123 <li class="toctree-l3"><a class="reference internal" href="ra_cfg.html">J721E Ring Accelerator Device Descriptions</a></li>
 124 <li class="toctree-l3"><a class="reference internal" href="dma_cfg.html">J721E DMA Device Descriptions</a></li>
 125 <li class="toctree-l3"><a class="reference internal" href="psil_cfg.html">J721E PSI-L Device Descriptions</a></li>
 126 <li class="toctree-l3"><a class="reference internal" href="proxy_cfg.html">J721E Proxy Device Descriptions</a></li>
 127 <li class="toctree-l3"><a class="reference internal" href="sec_proxy.html">J721E Secure Proxy Descriptions</a></li>
 128 <li class="toctree-l3"><a class="reference internal" href="processors.html">J721E Processor Descriptions</a></li>
 129 <li class="toctree-l3"><a class="reference internal" href="firewalls.html">J721E Firewall Descriptions</a></li>
 130 <li class="toctree-l3"><a class="reference internal" href="soc_devgrps.html">J721E Device Group descriptions</a></li>
 131 <li class="toctree-l3"><a class="reference internal" href="soc_domgrps.html">J721E Domain Group descriptions</a></li>
 132 </ul>
 133 </li>
 134 <li class="toctree-l2"><a class="reference internal" href="../index.html#j721e-legacy">J721E Legacy</a></li>
 135 <li class="toctree-l2"><a class="reference internal" href="../index.html#j7200">J7200</a></li>
 136 </ul>
 137 </li>
 138 <li class="toctree-l1"><a class="reference internal" href="../../6_topic_user_guides/index.html">Chapter 6: Topic User Guides</a></li>
 139 </ul>
 140
 141
 142
 143         </div>
 144       </div>
 145     </nav>
 146
 147     <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">
 148
 149
 150       <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
 151         <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
 152         <a href="../../index.html">TISCI</a>
 153       </nav>
 154
 155
 156
 157       <div class="wy-nav-content">
 158         <div class="rst-content">
 159
 160
 161
 162
 163
 164
 165 <div role="navigation" aria-label="breadcrumbs navigation">
 166   <ul class="wy-breadcrumbs">
 167     <li><a href="../../index.html">Docs</a> &raquo;</li>
 168
 169           <li><a href="../index.html">Chapter 5: SoC Family Specific Documentation</a> &raquo;</li>
 170
 171     <li>J721E Devices Descriptions</li>
 172       <li class="wy-breadcrumbs-aside">
 173
 174
 175
 176       </li>
 177   </ul>
 178   <hr/>
 179 </div>
 180           <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
 181            <div itemprop="articleBody">
 182
 183   <div class="section" id="j721e-devices-descriptions">
 184 <h1>J721E Devices Descriptions<a class="headerlink" href="#j721e-devices-descriptions" title="Permalink to this headline">¶</a></h1>
 185 <div class="section" id="introduction">
 186 <span id="soc-doc-j721e-public-devices-desc-intro"></span><h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
 187 <p>This chapter provides information on Device IDs that are permitted in the j721e
 188 SoC.  The device IDs represent SoC subsystems that can be modified via DMSC
 189 TISCI message APIs.  Some Secure, Power, and Resource Management DMSC subsystem
 190 TISCI message APIs define a device ID as a parameter allowing a user to specify
 191 management of a particular SoC subsystem.</p>
 192 </div>
 193 <div class="section" id="enumeration-of-device-ids">
 194 <span id="soc-doc-j721e-public-devices-desc-device-list"></span><h2>Enumeration of Device IDs<a class="headerlink" href="#enumeration-of-device-ids" title="Permalink to this headline">¶</a></h2>
 195 <table border="1" class="docutils">
 196 <colgroup>
 197 <col width="22%" />
 198 <col width="78%" />
 199 </colgroup>
 200 <thead valign="bottom">
 201 <tr class="row-odd"><th class="head">Device ID</th>
 202 <th class="head">Device Name</th>
 203 </tr>
 204 </thead>
 205 <tbody valign="top">
 206 <tr class="row-even"><td>0</td>
 207 <td>J721E_DEV_MCU_ADC12_16FFC0</td>
 208 </tr>
 209 <tr class="row-odd"><td>1</td>
 210 <td>J721E_DEV_MCU_ADC12_16FFC1</td>
 211 </tr>
 212 <tr class="row-even"><td>2</td>
 213 <td>J721E_DEV_ATL0</td>
 214 </tr>
 215 <tr class="row-odd"><td>3</td>
 216 <td>J721E_DEV_COMPUTE_CLUSTER0</td>
 217 </tr>
 218 <tr class="row-even"><td>4</td>
 219 <td>J721E_DEV_A72SS0</td>
 220 </tr>
 221 <tr class="row-odd"><td>5</td>
 222 <td>J721E_DEV_COMPUTE_CLUSTER0_CFG_WRAP</td>
 223 </tr>
 224 <tr class="row-even"><td>6</td>
 225 <td>J721E_DEV_COMPUTE_CLUSTER0_CLEC</td>
 226 </tr>
 227 <tr class="row-odd"><td>7</td>
 228 <td>J721E_DEV_COMPUTE_CLUSTER0_CORE_CORE</td>
 229 </tr>
 230 <tr class="row-even"><td>8</td>
 231 <td>J721E_DEV_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW</td>
 232 </tr>
 233 <tr class="row-odd"><td>9</td>
 234 <td>J721E_DEV_COMPUTE_CLUSTER0_DEBUG_WRAP</td>
 235 </tr>
 236 <tr class="row-even"><td>10</td>
 237 <td>J721E_DEV_COMPUTE_CLUSTER0_DIVH2_DIVH0</td>
 238 </tr>
 239 <tr class="row-odd"><td>11</td>
 240 <td>J721E_DEV_COMPUTE_CLUSTER0_DIVP_TFT0</td>
 241 </tr>
 242 <tr class="row-even"><td>12</td>
 243 <td>J721E_DEV_COMPUTE_CLUSTER0_DMSC_WRAP</td>
 244 </tr>
 245 <tr class="row-odd"><td>13</td>
 246 <td>J721E_DEV_COMPUTE_CLUSTER0_EN_MSMC_DOMAIN</td>
 247 </tr>
 248 <tr class="row-even"><td>14</td>
 249 <td>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS</td>
 250 </tr>
 251 <tr class="row-odd"><td>15</td>
 252 <td>J721E_DEV_C71SS0</td>
 253 </tr>
 254 <tr class="row-even"><td>16</td>
 255 <td>J721E_DEV_C71SS0_MMA</td>
 256 </tr>
 257 <tr class="row-odd"><td>17</td>
 258 <td>J721E_DEV_COMPUTE_CLUSTER0_PBIST_WRAP</td>
 259 </tr>
 260 <tr class="row-even"><td>18</td>
 261 <td>J721E_DEV_MCU_CPSW0</td>
 262 </tr>
 263 <tr class="row-odd"><td>19</td>
 264 <td>J721E_DEV_CPSW0</td>
 265 </tr>
 266 <tr class="row-even"><td>20</td>
 267 <td>J721E_DEV_CPT2_AGGR0</td>
 268 </tr>
 269 <tr class="row-odd"><td>21</td>
 270 <td>J721E_DEV_CPT2_AGGR1</td>
 271 </tr>
 272 <tr class="row-even"><td>22</td>
 273 <td>J721E_DEV_WKUP_DMSC0</td>
 274 </tr>
 275 <tr class="row-odd"><td>23</td>
 276 <td>J721E_DEV_CPT2_AGGR2</td>
 277 </tr>
 278 <tr class="row-even"><td>24</td>
 279 <td>J721E_DEV_MCU_CPT2_AGGR0</td>
 280 </tr>
 281 <tr class="row-odd"><td>25</td>
 282 <td>J721E_DEV_CSI_PSILSS0</td>
 283 </tr>
 284 <tr class="row-even"><td>26</td>
 285 <td>J721E_DEV_CSI_RX_IF0</td>
 286 </tr>
 287 <tr class="row-odd"><td>27</td>
 288 <td>J721E_DEV_CSI_RX_IF1</td>
 289 </tr>
 290 <tr class="row-even"><td>28</td>
 291 <td>J721E_DEV_CSI_TX_IF0</td>
 292 </tr>
 293 <tr class="row-odd"><td>29</td>
 294 <td>J721E_DEV_STM0</td>
 295 </tr>
 296 <tr class="row-even"><td>30</td>
 297 <td>J721E_DEV_DCC0</td>
 298 </tr>
 299 <tr class="row-odd"><td>31</td>
 300 <td>J721E_DEV_DCC1</td>
 301 </tr>
 302 <tr class="row-even"><td>32</td>
 303 <td>J721E_DEV_DCC2</td>
 304 </tr>
 305 <tr class="row-odd"><td>33</td>
 306 <td>J721E_DEV_DCC3</td>
 307 </tr>
 308 <tr class="row-even"><td>34</td>
 309 <td>J721E_DEV_DCC4</td>
 310 </tr>
 311 <tr class="row-odd"><td>35</td>
 312 <td>J721E_DEV_MCU_TIMER0</td>
 313 </tr>
 314 <tr class="row-even"><td>36</td>
 315 <td>J721E_DEV_DCC5</td>
 316 </tr>
 317 <tr class="row-odd"><td>37</td>
 318 <td>J721E_DEV_DCC6</td>
 319 </tr>
 320 <tr class="row-even"><td>38</td>
 321 <td>J721E_DEV_DCC7</td>
 322 </tr>
 323 <tr class="row-odd"><td>39</td>
 324 <td>J721E_DEV_DCC8</td>
 325 </tr>
 326 <tr class="row-even"><td>40</td>
 327 <td>J721E_DEV_DCC9</td>
 328 </tr>
 329 <tr class="row-odd"><td>41</td>
 330 <td>J721E_DEV_DCC10</td>
 331 </tr>
 332 <tr class="row-even"><td>42</td>
 333 <td>J721E_DEV_DCC11</td>
 334 </tr>
 335 <tr class="row-odd"><td>43</td>
 336 <td>J721E_DEV_DCC12</td>
 337 </tr>
 338 <tr class="row-even"><td>44</td>
 339 <td>J721E_DEV_MCU_DCC0</td>
 340 </tr>
 341 <tr class="row-odd"><td>45</td>
 342 <td>J721E_DEV_MCU_DCC1</td>
 343 </tr>
 344 <tr class="row-even"><td>46</td>
 345 <td>J721E_DEV_MCU_DCC2</td>
 346 </tr>
 347 <tr class="row-odd"><td>47</td>
 348 <td>J721E_DEV_DDR0</td>
 349 </tr>
 350 <tr class="row-even"><td>48</td>
 351 <td>J721E_DEV_DMPAC0</td>
 352 </tr>
 353 <tr class="row-odd"><td>49</td>
 354 <td>J721E_DEV_TIMER0</td>
 355 </tr>
 356 <tr class="row-even"><td>50</td>
 357 <td>J721E_DEV_TIMER1</td>
 358 </tr>
 359 <tr class="row-odd"><td>51</td>
 360 <td>J721E_DEV_TIMER2</td>
 361 </tr>
 362 <tr class="row-even"><td>52</td>
 363 <td>J721E_DEV_TIMER3</td>
 364 </tr>
 365 <tr class="row-odd"><td>53</td>
 366 <td>J721E_DEV_TIMER4</td>
 367 </tr>
 368 <tr class="row-even"><td>54</td>
 369 <td>J721E_DEV_TIMER5</td>
 370 </tr>
 371 <tr class="row-odd"><td>55</td>
 372 <td>J721E_DEV_TIMER6</td>
 373 </tr>
 374 <tr class="row-even"><td>57</td>
 375 <td>J721E_DEV_TIMER7</td>
 376 </tr>
 377 <tr class="row-odd"><td>58</td>
 378 <td>J721E_DEV_TIMER8</td>
 379 </tr>
 380 <tr class="row-even"><td>59</td>
 381 <td>J721E_DEV_TIMER9</td>
 382 </tr>
 383 <tr class="row-odd"><td>60</td>
 384 <td>J721E_DEV_TIMER10</td>
 385 </tr>
 386 <tr class="row-even"><td>61</td>
 387 <td>J721E_DEV_GTC0</td>
 388 </tr>
 389 <tr class="row-odd"><td>62</td>
 390 <td>J721E_DEV_TIMER11</td>
 391 </tr>
 392 <tr class="row-even"><td>63</td>
 393 <td>J721E_DEV_TIMER12</td>
 394 </tr>
 395 <tr class="row-odd"><td>64</td>
 396 <td>J721E_DEV_TIMER13</td>
 397 </tr>
 398 <tr class="row-even"><td>65</td>
 399 <td>J721E_DEV_TIMER14</td>
 400 </tr>
 401 <tr class="row-odd"><td>66</td>
 402 <td>J721E_DEV_TIMER15</td>
 403 </tr>
 404 <tr class="row-even"><td>67</td>
 405 <td>J721E_DEV_TIMER16</td>
 406 </tr>
 407 <tr class="row-odd"><td>68</td>
 408 <td>J721E_DEV_TIMER17</td>
 409 </tr>
 410 <tr class="row-even"><td>69</td>
 411 <td>J721E_DEV_TIMER18</td>
 412 </tr>
 413 <tr class="row-odd"><td>70</td>
 414 <td>J721E_DEV_TIMER19</td>
 415 </tr>
 416 <tr class="row-even"><td>71</td>
 417 <td>J721E_DEV_MCU_TIMER1</td>
 418 </tr>
 419 <tr class="row-odd"><td>72</td>
 420 <td>J721E_DEV_MCU_TIMER2</td>
 421 </tr>
 422 <tr class="row-even"><td>73</td>
 423 <td>J721E_DEV_MCU_TIMER3</td>
 424 </tr>
 425 <tr class="row-odd"><td>74</td>
 426 <td>J721E_DEV_MCU_TIMER4</td>
 427 </tr>
 428 <tr class="row-even"><td>75</td>
 429 <td>J721E_DEV_MCU_TIMER5</td>
 430 </tr>
 431 <tr class="row-odd"><td>76</td>
 432 <td>J721E_DEV_MCU_TIMER6</td>
 433 </tr>
 434 <tr class="row-even"><td>77</td>
 435 <td>J721E_DEV_MCU_TIMER7</td>
 436 </tr>
 437 <tr class="row-odd"><td>78</td>
 438 <td>J721E_DEV_MCU_TIMER8</td>
 439 </tr>
 440 <tr class="row-even"><td>79</td>
 441 <td>J721E_DEV_MCU_TIMER9</td>
 442 </tr>
 443 <tr class="row-odd"><td>80</td>
 444 <td>J721E_DEV_ECAP0</td>
 445 </tr>
 446 <tr class="row-even"><td>81</td>
 447 <td>J721E_DEV_ECAP1</td>
 448 </tr>
 449 <tr class="row-odd"><td>82</td>
 450 <td>J721E_DEV_ECAP2</td>
 451 </tr>
 452 <tr class="row-even"><td>83</td>
 453 <td>J721E_DEV_EHRPWM0</td>
 454 </tr>
 455 <tr class="row-odd"><td>84</td>
 456 <td>J721E_DEV_EHRPWM1</td>
 457 </tr>
 458 <tr class="row-even"><td>85</td>
 459 <td>J721E_DEV_EHRPWM2</td>
 460 </tr>
 461 <tr class="row-odd"><td>86</td>
 462 <td>J721E_DEV_EHRPWM3</td>
 463 </tr>
 464 <tr class="row-even"><td>87</td>
 465 <td>J721E_DEV_EHRPWM4</td>
 466 </tr>
 467 <tr class="row-odd"><td>88</td>
 468 <td>J721E_DEV_EHRPWM5</td>
 469 </tr>
 470 <tr class="row-even"><td>89</td>
 471 <td>J721E_DEV_ELM0</td>
 472 </tr>
 473 <tr class="row-odd"><td>90</td>
 474 <td>J721E_DEV_EMIF_DATA_0_VD</td>
 475 </tr>
 476 <tr class="row-even"><td>91</td>
 477 <td>J721E_DEV_MMCSD0</td>
 478 </tr>
 479 <tr class="row-odd"><td>92</td>
 480 <td>J721E_DEV_MMCSD1</td>
 481 </tr>
 482 <tr class="row-even"><td>93</td>
 483 <td>J721E_DEV_MMCSD2</td>
 484 </tr>
 485 <tr class="row-odd"><td>94</td>
 486 <td>J721E_DEV_EQEP0</td>
 487 </tr>
 488 <tr class="row-even"><td>95</td>
 489 <td>J721E_DEV_EQEP1</td>
 490 </tr>
 491 <tr class="row-odd"><td>96</td>
 492 <td>J721E_DEV_EQEP2</td>
 493 </tr>
 494 <tr class="row-even"><td>97</td>
 495 <td>J721E_DEV_ESM0</td>
 496 </tr>
 497 <tr class="row-odd"><td>98</td>
 498 <td>J721E_DEV_MCU_ESM0</td>
 499 </tr>
 500 <tr class="row-even"><td>99</td>
 501 <td>J721E_DEV_WKUP_ESM0</td>
 502 </tr>
 503 <tr class="row-odd"><td>100</td>
 504 <td>J721E_DEV_MCU_FSS0</td>
 505 </tr>
 506 <tr class="row-even"><td>101</td>
 507 <td>J721E_DEV_MCU_FSS0_FSAS_0</td>
 508 </tr>
 509 <tr class="row-odd"><td>102</td>
 510 <td>J721E_DEV_MCU_FSS0_HYPERBUS1P0_0</td>
 511 </tr>
 512 <tr class="row-even"><td>103</td>
 513 <td>J721E_DEV_MCU_FSS0_OSPI_0</td>
 514 </tr>
 515 <tr class="row-odd"><td>104</td>
 516 <td>J721E_DEV_MCU_FSS0_OSPI_1</td>
 517 </tr>
 518 <tr class="row-even"><td>105</td>
 519 <td>J721E_DEV_GPIO0</td>
 520 </tr>
 521 <tr class="row-odd"><td>106</td>
 522 <td>J721E_DEV_GPIO1</td>
 523 </tr>
 524 <tr class="row-even"><td>107</td>
 525 <td>J721E_DEV_GPIO2</td>
 526 </tr>
 527 <tr class="row-odd"><td>108</td>
 528 <td>J721E_DEV_GPIO3</td>
 529 </tr>
 530 <tr class="row-even"><td>109</td>
 531 <td>J721E_DEV_GPIO4</td>
 532 </tr>
 533 <tr class="row-odd"><td>110</td>
 534 <td>J721E_DEV_GPIO5</td>
 535 </tr>
 536 <tr class="row-even"><td>111</td>
 537 <td>J721E_DEV_GPIO6</td>
 538 </tr>
 539 <tr class="row-odd"><td>112</td>
 540 <td>J721E_DEV_GPIO7</td>
 541 </tr>
 542 <tr class="row-even"><td>113</td>
 543 <td>J721E_DEV_WKUP_GPIO0</td>
 544 </tr>
 545 <tr class="row-odd"><td>114</td>
 546 <td>J721E_DEV_WKUP_GPIO1</td>
 547 </tr>
 548 <tr class="row-even"><td>115</td>
 549 <td>J721E_DEV_GPMC0</td>
 550 </tr>
 551 <tr class="row-odd"><td>116</td>
 552 <td>J721E_DEV_I3C0</td>
 553 </tr>
 554 <tr class="row-even"><td>117</td>
 555 <td>J721E_DEV_MCU_I3C0</td>
 556 </tr>
 557 <tr class="row-odd"><td>118</td>
 558 <td>J721E_DEV_MCU_I3C1</td>
 559 </tr>
 560 <tr class="row-even"><td>119</td>
 561 <td>J721E_DEV_PRU_ICSSG0</td>
 562 </tr>
 563 <tr class="row-odd"><td>120</td>
 564 <td>J721E_DEV_PRU_ICSSG1</td>
 565 </tr>
 566 <tr class="row-even"><td>121</td>
 567 <td>J721E_DEV_C66SS0_INTROUTER0</td>
 568 </tr>
 569 <tr class="row-odd"><td>122</td>
 570 <td>J721E_DEV_C66SS1_INTROUTER0</td>
 571 </tr>
 572 <tr class="row-even"><td>123</td>
 573 <td>J721E_DEV_CMPEVENT_INTRTR0</td>
 574 </tr>
 575 <tr class="row-odd"><td>124</td>
 576 <td>J721E_DEV_GPU0</td>
 577 </tr>
 578 <tr class="row-even"><td>125</td>
 579 <td>J721E_DEV_GPU0_GPU_0</td>
 580 </tr>
 581 <tr class="row-odd"><td>126</td>
 582 <td>J721E_DEV_GPU0_GPUCORE_0</td>
 583 </tr>
 584 <tr class="row-even"><td>127</td>
 585 <td>J721E_DEV_LED0</td>
 586 </tr>
 587 <tr class="row-odd"><td>128</td>
 588 <td>J721E_DEV_MAIN2MCU_LVL_INTRTR0</td>
 589 </tr>
 590 <tr class="row-even"><td>130</td>
 591 <td>J721E_DEV_MAIN2MCU_PLS_INTRTR0</td>
 592 </tr>
 593 <tr class="row-odd"><td>131</td>
 594 <td>J721E_DEV_GPIOMUX_INTRTR0</td>
 595 </tr>
 596 <tr class="row-even"><td>132</td>
 597 <td>J721E_DEV_WKUP_PORZ_SYNC0</td>
 598 </tr>
 599 <tr class="row-odd"><td>133</td>
 600 <td>J721E_DEV_PSC0</td>
 601 </tr>
 602 <tr class="row-even"><td>134</td>
 603 <td>J721E_DEV_R5FSS0_INTROUTER0</td>
 604 </tr>
 605 <tr class="row-odd"><td>135</td>
 606 <td>J721E_DEV_R5FSS1_INTROUTER0</td>
 607 </tr>
 608 <tr class="row-even"><td>136</td>
 609 <td>J721E_DEV_TIMESYNC_INTRTR0</td>
 610 </tr>
 611 <tr class="row-odd"><td>137</td>
 612 <td>J721E_DEV_WKUP_GPIOMUX_INTRTR0</td>
 613 </tr>
 614 <tr class="row-even"><td>138</td>
 615 <td>J721E_DEV_WKUP_PSC0</td>
 616 </tr>
 617 <tr class="row-odd"><td>139</td>
 618 <td>J721E_DEV_AASRC0</td>
 619 </tr>
 620 <tr class="row-even"><td>140</td>
 621 <td>J721E_DEV_C66SS0</td>
 622 </tr>
 623 <tr class="row-odd"><td>141</td>
 624 <td>J721E_DEV_C66SS1</td>
 625 </tr>
 626 <tr class="row-even"><td>142</td>
 627 <td>J721E_DEV_C66SS0_CORE0</td>
 628 </tr>
 629 <tr class="row-odd"><td>143</td>
 630 <td>J721E_DEV_C66SS1_CORE0</td>
 631 </tr>
 632 <tr class="row-even"><td>144</td>
 633 <td>J721E_DEV_DECODER0</td>
 634 </tr>
 635 <tr class="row-odd"><td>145</td>
 636 <td>J721E_DEV_WKUP_DDPA0</td>
 637 </tr>
 638 <tr class="row-even"><td>146</td>
 639 <td>J721E_DEV_UART0</td>
 640 </tr>
 641 <tr class="row-odd"><td>147</td>
 642 <td>J721E_DEV_DPHY_RX0</td>
 643 </tr>
 644 <tr class="row-even"><td>148</td>
 645 <td>J721E_DEV_DPHY_RX1</td>
 646 </tr>
 647 <tr class="row-odd"><td>149</td>
 648 <td>J721E_DEV_MCU_UART0</td>
 649 </tr>
 650 <tr class="row-even"><td>150</td>
 651 <td>J721E_DEV_DSS_DSI0</td>
 652 </tr>
 653 <tr class="row-odd"><td>151</td>
 654 <td>J721E_DEV_DSS_EDP0</td>
 655 </tr>
 656 <tr class="row-even"><td>152</td>
 657 <td>J721E_DEV_DSS0</td>
 658 </tr>
 659 <tr class="row-odd"><td>153</td>
 660 <td>J721E_DEV_ENCODER0</td>
 661 </tr>
 662 <tr class="row-even"><td>154</td>
 663 <td>J721E_DEV_WKUP_VTM0</td>
 664 </tr>
 665 <tr class="row-odd"><td>155</td>
 666 <td>J721E_DEV_MAIN2WKUPMCU_VD</td>
 667 </tr>
 668 <tr class="row-even"><td>156</td>
 669 <td>J721E_DEV_MCAN0</td>
 670 </tr>
 671 <tr class="row-odd"><td>157</td>
 672 <td>J721E_DEV_BOARD0</td>
 673 </tr>
 674 <tr class="row-even"><td>158</td>
 675 <td>J721E_DEV_MCAN1</td>
 676 </tr>
 677 <tr class="row-odd"><td>160</td>
 678 <td>J721E_DEV_MCAN2</td>
 679 </tr>
 680 <tr class="row-even"><td>161</td>
 681 <td>J721E_DEV_MCAN3</td>
 682 </tr>
 683 <tr class="row-odd"><td>162</td>
 684 <td>J721E_DEV_MCAN4</td>
 685 </tr>
 686 <tr class="row-even"><td>163</td>
 687 <td>J721E_DEV_MCAN5</td>
 688 </tr>
 689 <tr class="row-odd"><td>164</td>
 690 <td>J721E_DEV_MCAN6</td>
 691 </tr>
 692 <tr class="row-even"><td>165</td>
 693 <td>J721E_DEV_MCAN7</td>
 694 </tr>
 695 <tr class="row-odd"><td>166</td>
 696 <td>J721E_DEV_MCAN8</td>
 697 </tr>
 698 <tr class="row-even"><td>167</td>
 699 <td>J721E_DEV_MCAN9</td>
 700 </tr>
 701 <tr class="row-odd"><td>168</td>
 702 <td>J721E_DEV_MCAN10</td>
 703 </tr>
 704 <tr class="row-even"><td>169</td>
 705 <td>J721E_DEV_MCAN11</td>
 706 </tr>
 707 <tr class="row-odd"><td>170</td>
 708 <td>J721E_DEV_MCAN12</td>
 709 </tr>
 710 <tr class="row-even"><td>171</td>
 711 <td>J721E_DEV_MCAN13</td>
 712 </tr>
 713 <tr class="row-odd"><td>172</td>
 714 <td>J721E_DEV_MCU_MCAN0</td>
 715 </tr>
 716 <tr class="row-even"><td>173</td>
 717 <td>J721E_DEV_MCU_MCAN1</td>
 718 </tr>
 719 <tr class="row-odd"><td>174</td>
 720 <td>J721E_DEV_MCASP0</td>
 721 </tr>
 722 <tr class="row-even"><td>175</td>
 723 <td>J721E_DEV_MCASP1</td>
 724 </tr>
 725 <tr class="row-odd"><td>176</td>
 726 <td>J721E_DEV_MCASP2</td>
 727 </tr>
 728 <tr class="row-even"><td>177</td>
 729 <td>J721E_DEV_MCASP3</td>
 730 </tr>
 731 <tr class="row-odd"><td>178</td>
 732 <td>J721E_DEV_MCASP4</td>
 733 </tr>
 734 <tr class="row-even"><td>179</td>
 735 <td>J721E_DEV_MCASP5</td>
 736 </tr>
 737 <tr class="row-odd"><td>180</td>
 738 <td>J721E_DEV_MCASP6</td>
 739 </tr>
 740 <tr class="row-even"><td>181</td>
 741 <td>J721E_DEV_MCASP7</td>
 742 </tr>
 743 <tr class="row-odd"><td>182</td>
 744 <td>J721E_DEV_MCASP8</td>
 745 </tr>
 746 <tr class="row-even"><td>183</td>
 747 <td>J721E_DEV_MCASP9</td>
 748 </tr>
 749 <tr class="row-odd"><td>184</td>
 750 <td>J721E_DEV_MCASP10</td>
 751 </tr>
 752 <tr class="row-even"><td>185</td>
 753 <td>J721E_DEV_MCASP11</td>
 754 </tr>
 755 <tr class="row-odd"><td>186</td>
 756 <td>J721E_DEV_MLB0</td>
 757 </tr>
 758 <tr class="row-even"><td>187</td>
 759 <td>J721E_DEV_I2C0</td>
 760 </tr>
 761 <tr class="row-odd"><td>188</td>
 762 <td>J721E_DEV_I2C1</td>
 763 </tr>
 764 <tr class="row-even"><td>189</td>
 765 <td>J721E_DEV_I2C2</td>
 766 </tr>
 767 <tr class="row-odd"><td>190</td>
 768 <td>J721E_DEV_I2C3</td>
 769 </tr>
 770 <tr class="row-even"><td>191</td>
 771 <td>J721E_DEV_I2C4</td>
 772 </tr>
 773 <tr class="row-odd"><td>192</td>
 774 <td>J721E_DEV_I2C5</td>
 775 </tr>
 776 <tr class="row-even"><td>193</td>
 777 <td>J721E_DEV_I2C6</td>
 778 </tr>
 779 <tr class="row-odd"><td>194</td>
 780 <td>J721E_DEV_MCU_I2C0</td>
 781 </tr>
 782 <tr class="row-even"><td>195</td>
 783 <td>J721E_DEV_MCU_I2C1</td>
 784 </tr>
 785 <tr class="row-odd"><td>197</td>
 786 <td>J721E_DEV_WKUP_I2C0</td>
 787 </tr>
 788 <tr class="row-even"><td>199</td>
 789 <td>J721E_DEV_NAVSS0</td>
 790 </tr>
 791 <tr class="row-odd"><td>201</td>
 792 <td>J721E_DEV_NAVSS0_CPTS_0</td>
 793 </tr>
 794 <tr class="row-even"><td>202</td>
 795 <td>J721E_DEV_A72SS0_CORE0</td>
 796 </tr>
 797 <tr class="row-odd"><td>203</td>
 798 <td>J721E_DEV_A72SS0_CORE1</td>
 799 </tr>
 800 <tr class="row-even"><td>206</td>
 801 <td>J721E_DEV_NAVSS0_DTI_0</td>
 802 </tr>
 803 <tr class="row-odd"><td>207</td>
 804 <td>J721E_DEV_NAVSS0_MODSS_INTAGGR_0</td>
 805 </tr>
 806 <tr class="row-even"><td>208</td>
 807 <td>J721E_DEV_NAVSS0_MODSS_INTAGGR_1</td>
 808 </tr>
 809 <tr class="row-odd"><td>209</td>
 810 <td>J721E_DEV_NAVSS0_UDMASS_INTAGGR_0</td>
 811 </tr>
 812 <tr class="row-even"><td>210</td>
 813 <td>J721E_DEV_NAVSS0_PROXY_0</td>
 814 </tr>
 815 <tr class="row-odd"><td>211</td>
 816 <td>J721E_DEV_NAVSS0_RINGACC_0</td>
 817 </tr>
 818 <tr class="row-even"><td>212</td>
 819 <td>J721E_DEV_NAVSS0_UDMAP_0</td>
 820 </tr>
 821 <tr class="row-odd"><td>213</td>
 822 <td>J721E_DEV_NAVSS0_INTR_ROUTER_0</td>
 823 </tr>
 824 <tr class="row-even"><td>214</td>
 825 <td>J721E_DEV_NAVSS0_MAILBOX_0</td>
 826 </tr>
 827 <tr class="row-odd"><td>215</td>
 828 <td>J721E_DEV_NAVSS0_MAILBOX_1</td>
 829 </tr>
 830 <tr class="row-even"><td>216</td>
 831 <td>J721E_DEV_NAVSS0_MAILBOX_2</td>
 832 </tr>
 833 <tr class="row-odd"><td>217</td>
 834 <td>J721E_DEV_NAVSS0_MAILBOX_3</td>
 835 </tr>
 836 <tr class="row-even"><td>218</td>
 837 <td>J721E_DEV_NAVSS0_MAILBOX_4</td>
 838 </tr>
 839 <tr class="row-odd"><td>219</td>
 840 <td>J721E_DEV_NAVSS0_MAILBOX_5</td>
 841 </tr>
 842 <tr class="row-even"><td>220</td>
 843 <td>J721E_DEV_NAVSS0_MAILBOX_6</td>
 844 </tr>
 845 <tr class="row-odd"><td>221</td>
 846 <td>J721E_DEV_NAVSS0_MAILBOX_7</td>
 847 </tr>
 848 <tr class="row-even"><td>222</td>
 849 <td>J721E_DEV_NAVSS0_MAILBOX_8</td>
 850 </tr>
 851 <tr class="row-odd"><td>223</td>
 852 <td>J721E_DEV_NAVSS0_MAILBOX_9</td>
 853 </tr>
 854 <tr class="row-even"><td>224</td>
 855 <td>J721E_DEV_NAVSS0_MAILBOX_10</td>
 856 </tr>
 857 <tr class="row-odd"><td>225</td>
 858 <td>J721E_DEV_NAVSS0_MAILBOX_11</td>
 859 </tr>
 860 <tr class="row-even"><td>226</td>
 861 <td>J721E_DEV_NAVSS0_SPINLOCK_0</td>
 862 </tr>
 863 <tr class="row-odd"><td>227</td>
 864 <td>J721E_DEV_NAVSS0_MCRC_0</td>
 865 </tr>
 866 <tr class="row-even"><td>228</td>
 867 <td>J721E_DEV_NAVSS0_TBU_0</td>
 868 </tr>
 869 <tr class="row-odd"><td>229</td>
 870 <td>J721E_DEV_NAVSS0_TCU_0</td>
 871 </tr>
 872 <tr class="row-even"><td>230</td>
 873 <td>J721E_DEV_NAVSS0_TIMERMGR_0</td>
 874 </tr>
 875 <tr class="row-odd"><td>231</td>
 876 <td>J721E_DEV_NAVSS0_TIMERMGR_1</td>
 877 </tr>
 878 <tr class="row-even"><td>232</td>
 879 <td>J721E_DEV_MCU_NAVSS0</td>
 880 </tr>
 881 <tr class="row-odd"><td>233</td>
 882 <td>J721E_DEV_MCU_NAVSS0_UDMASS_INTA_0</td>
 883 </tr>
 884 <tr class="row-even"><td>234</td>
 885 <td>J721E_DEV_MCU_NAVSS0_PROXY0</td>
 886 </tr>
 887 <tr class="row-odd"><td>235</td>
 888 <td>J721E_DEV_MCU_NAVSS0_RINGACC0</td>
 889 </tr>
 890 <tr class="row-even"><td>236</td>
 891 <td>J721E_DEV_MCU_NAVSS0_UDMAP_0</td>
 892 </tr>
 893 <tr class="row-odd"><td>237</td>
 894 <td>J721E_DEV_MCU_NAVSS0_INTR_0</td>
 895 </tr>
 896 <tr class="row-even"><td>238</td>
 897 <td>J721E_DEV_MCU_NAVSS0_MCRC_0</td>
 898 </tr>
 899 <tr class="row-odd"><td>239</td>
 900 <td>J721E_DEV_PCIE0</td>
 901 </tr>
 902 <tr class="row-even"><td>240</td>
 903 <td>J721E_DEV_PCIE1</td>
 904 </tr>
 905 <tr class="row-odd"><td>241</td>
 906 <td>J721E_DEV_PCIE2</td>
 907 </tr>
 908 <tr class="row-even"><td>242</td>
 909 <td>J721E_DEV_PCIE3</td>
 910 </tr>
 911 <tr class="row-odd"><td>243</td>
 912 <td>J721E_DEV_R5FSS0</td>
 913 </tr>
 914 <tr class="row-even"><td>244</td>
 915 <td>J721E_DEV_R5FSS1</td>
 916 </tr>
 917 <tr class="row-odd"><td>245</td>
 918 <td>J721E_DEV_R5FSS0_CORE0</td>
 919 </tr>
 920 <tr class="row-even"><td>246</td>
 921 <td>J721E_DEV_R5FSS0_CORE1</td>
 922 </tr>
 923 <tr class="row-odd"><td>247</td>
 924 <td>J721E_DEV_R5FSS1_CORE0</td>
 925 </tr>
 926 <tr class="row-even"><td>248</td>
 927 <td>J721E_DEV_R5FSS1_CORE1</td>
 928 </tr>
 929 <tr class="row-odd"><td>249</td>
 930 <td>J721E_DEV_MCU_R5FSS0</td>
 931 </tr>
 932 <tr class="row-even"><td>250</td>
 933 <td>J721E_DEV_MCU_R5FSS0_CORE0</td>
 934 </tr>
 935 <tr class="row-odd"><td>251</td>
 936 <td>J721E_DEV_MCU_R5FSS0_CORE1</td>
 937 </tr>
 938 <tr class="row-even"><td>252</td>
 939 <td>J721E_DEV_RTI0</td>
 940 </tr>
 941 <tr class="row-odd"><td>253</td>
 942 <td>J721E_DEV_RTI1</td>
 943 </tr>
 944 <tr class="row-even"><td>254</td>
 945 <td>J721E_DEV_RTI24</td>
 946 </tr>
 947 <tr class="row-odd"><td>255</td>
 948 <td>J721E_DEV_RTI25</td>
 949 </tr>
 950 <tr class="row-even"><td>256</td>
 951 <td>J721E_DEV_RTI16</td>
 952 </tr>
 953 <tr class="row-odd"><td>257</td>
 954 <td>J721E_DEV_RTI15</td>
 955 </tr>
 956 <tr class="row-even"><td>258</td>
 957 <td>J721E_DEV_RTI28</td>
 958 </tr>
 959 <tr class="row-odd"><td>259</td>
 960 <td>J721E_DEV_RTI29</td>
 961 </tr>
 962 <tr class="row-even"><td>260</td>
 963 <td>J721E_DEV_RTI30</td>
 964 </tr>
 965 <tr class="row-odd"><td>261</td>
 966 <td>J721E_DEV_RTI31</td>
 967 </tr>
 968 <tr class="row-even"><td>262</td>
 969 <td>J721E_DEV_MCU_RTI0</td>
 970 </tr>
 971 <tr class="row-odd"><td>263</td>
 972 <td>J721E_DEV_MCU_RTI1</td>
 973 </tr>
 974 <tr class="row-even"><td>264</td>
 975 <td>J721E_DEV_SA2_UL0</td>
 976 </tr>
 977 <tr class="row-odd"><td>265</td>
 978 <td>J721E_DEV_MCU_SA2_UL0</td>
 979 </tr>
 980 <tr class="row-even"><td>266</td>
 981 <td>J721E_DEV_MCSPI0</td>
 982 </tr>
 983 <tr class="row-odd"><td>267</td>
 984 <td>J721E_DEV_MCSPI1</td>
 985 </tr>
 986 <tr class="row-even"><td>268</td>
 987 <td>J721E_DEV_MCSPI2</td>
 988 </tr>
 989 <tr class="row-odd"><td>269</td>
 990 <td>J721E_DEV_MCSPI3</td>
 991 </tr>
 992 <tr class="row-even"><td>270</td>
 993 <td>J721E_DEV_MCSPI4</td>
 994 </tr>
 995 <tr class="row-odd"><td>271</td>
 996 <td>J721E_DEV_MCSPI5</td>
 997 </tr>
 998 <tr class="row-even"><td>272</td>
 999 <td>J721E_DEV_MCSPI6</td>
1000 </tr>
1001 <tr class="row-odd"><td>273</td>
1002 <td>J721E_DEV_MCSPI7</td>
1003 </tr>
1004 <tr class="row-even"><td>274</td>
1005 <td>J721E_DEV_MCU_MCSPI0</td>
1006 </tr>
1007 <tr class="row-odd"><td>275</td>
1008 <td>J721E_DEV_MCU_MCSPI1</td>
1009 </tr>
1010 <tr class="row-even"><td>276</td>
1011 <td>J721E_DEV_MCU_MCSPI2</td>
1012 </tr>
1013 <tr class="row-odd"><td>277</td>
1014 <td>J721E_DEV_UFS0</td>
1015 </tr>
1016 <tr class="row-even"><td>278</td>
1017 <td>J721E_DEV_UART1</td>
1018 </tr>
1019 <tr class="row-odd"><td>279</td>
1020 <td>J721E_DEV_UART2</td>
1021 </tr>
1022 <tr class="row-even"><td>280</td>
1023 <td>J721E_DEV_UART3</td>
1024 </tr>
1025 <tr class="row-odd"><td>281</td>
1026 <td>J721E_DEV_UART4</td>
1027 </tr>
1028 <tr class="row-even"><td>282</td>
1029 <td>J721E_DEV_UART5</td>
1030 </tr>
1031 <tr class="row-odd"><td>283</td>
1032 <td>J721E_DEV_UART6</td>
1033 </tr>
1034 <tr class="row-even"><td>284</td>
1035 <td>J721E_DEV_UART7</td>
1036 </tr>
1037 <tr class="row-odd"><td>285</td>
1038 <td>J721E_DEV_UART8</td>
1039 </tr>
1040 <tr class="row-even"><td>286</td>
1041 <td>J721E_DEV_UART9</td>
1042 </tr>
1043 <tr class="row-odd"><td>287</td>
1044 <td>J721E_DEV_WKUP_UART0</td>
1045 </tr>
1046 <tr class="row-even"><td>288</td>
1047 <td>J721E_DEV_USB0</td>
1048 </tr>
1049 <tr class="row-odd"><td>289</td>
1050 <td>J721E_DEV_USB1</td>
1051 </tr>
1052 <tr class="row-even"><td>290</td>
1053 <td>J721E_DEV_VPAC0</td>
1054 </tr>
1055 <tr class="row-odd"><td>291</td>
1056 <td>J721E_DEV_VPFE0</td>
1057 </tr>
1058 <tr class="row-even"><td>292</td>
1059 <td>J721E_DEV_SERDES_16G0</td>
1060 </tr>
1061 <tr class="row-odd"><td>293</td>
1062 <td>J721E_DEV_SERDES_16G1</td>
1063 </tr>
1064 <tr class="row-even"><td>294</td>
1065 <td>J721E_DEV_SERDES_16G2</td>
1066 </tr>
1067 <tr class="row-odd"><td>295</td>
1068 <td>J721E_DEV_SERDES_16G3</td>
1069 </tr>
1070 <tr class="row-even"><td>296</td>
1071 <td>J721E_DEV_DPHY_TX0</td>
1072 </tr>
1073 <tr class="row-odd"><td>297</td>
1074 <td>J721E_DEV_SERDES_10G0</td>
1075 </tr>
1076 <tr class="row-even"><td>298</td>
1077 <td>J721E_DEV_WKUPMCU2MAIN_VD</td>
1078 </tr>
1079 <tr class="row-odd"><td>299</td>
1080 <td>J721E_DEV_NAVSS0_MODSS</td>
1081 </tr>
1082 <tr class="row-even"><td>300</td>
1083 <td>J721E_DEV_NAVSS0_UDMASS</td>
1084 </tr>
1085 <tr class="row-odd"><td>301</td>
1086 <td>J721E_DEV_NAVSS0_VIRTSS</td>
1087 </tr>
1088 <tr class="row-even"><td>302</td>
1089 <td>J721E_DEV_MCU_NAVSS0_MODSS</td>
1090 </tr>
1091 <tr class="row-odd"><td>303</td>
1092 <td>J721E_DEV_MCU_NAVSS0_UDMASS</td>
1093 </tr>
1094 <tr class="row-even"><td>304</td>
1095 <td>J721E_DEV_DEBUGSS_WRAP0</td>
1096 </tr>
1097 <tr class="row-odd"><td>305</td>
1098 <td>J721E_DEV_DMPAC0_SDE_0</td>
1099 </tr>
1100 <tr class="row-even"><td>306</td>
1101 <td>J721E_DEV_GPU0_DFT_PBIST_0</td>
1102 </tr>
1103 <tr class="row-odd"><td>307</td>
1104 <td>J721E_DEV_C66SS0_PBIST0</td>
1105 </tr>
1106 <tr class="row-even"><td>308</td>
1107 <td>J721E_DEV_C66SS1_PBIST0</td>
1108 </tr>
1109 <tr class="row-odd"><td>309</td>
1110 <td>J721E_DEV_PBIST0</td>
1111 </tr>
1112 <tr class="row-even"><td>310</td>
1113 <td>J721E_DEV_PBIST1</td>
1114 </tr>
1115 <tr class="row-odd"><td>311</td>
1116 <td>J721E_DEV_PBIST2</td>
1117 </tr>
1118 <tr class="row-even"><td>312</td>
1119 <td>J721E_DEV_PBIST3</td>
1120 </tr>
1121 <tr class="row-odd"><td>313</td>
1122 <td>J721E_DEV_PBIST4</td>
1123 </tr>
1124 <tr class="row-even"><td>314</td>
1125 <td>J721E_DEV_PBIST5</td>
1126 </tr>
1127 <tr class="row-odd"><td>315</td>
1128 <td>J721E_DEV_PBIST6</td>
1129 </tr>
1130 <tr class="row-even"><td>316</td>
1131 <td>J721E_DEV_PBIST7</td>
1132 </tr>
1133 <tr class="row-odd"><td>317</td>
1134 <td>J721E_DEV_PBIST9</td>
1135 </tr>
1136 <tr class="row-even"><td>318</td>
1137 <td>J721E_DEV_PBIST10</td>
1138 </tr>
1139 <tr class="row-odd"><td>319</td>
1140 <td>J721E_DEV_MCU_PBIST0</td>
1141 </tr>
1142 <tr class="row-even"><td>320</td>
1143 <td>J721E_DEV_MCU_PBIST1</td>
1144 </tr>
1145 <tr class="row-odd"><td>321</td>
1146 <td>J721E_DEV_C71X_0_PBIST_VD</td>
1147 </tr>
1148 </tbody>
1149 </table>
1150 </div>
1151 </div>
1152
1153
1154            </div>
1155           </div>
1156           <footer>
1157
1158     <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
1159
1160         <a href="clocks.html" class="btn btn-neutral float-right" title="J721E Clock Identifiers" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
1161
1162
1163         <a href="hosts.html" class="btn btn-neutral" title="J721E Host Descriptions" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
1164
1165     </div>
1166
1167
1168   <hr/>
1169
1170   <div role="contentinfo">
1171     <p>
1172       <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 2016-2020</a>, Texas Instruments Incorporated. All rights reserved. <br>
1173       <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
1174
1175     </p>
1176   </div>
1177
1178 </footer>
1179
1180         </div>
1181       </div>
1182
1183     </section>
1184
1185   </div>
1186
1187
1188
1189
1190
1191     <script type="text/javascript">
1192         var DOCUMENTATION_OPTIONS = {
1193             URL_ROOT:'../../',
1194             VERSION:'20.00.00',
1195             COLLAPSE_INDEX:false,
1196             FILE_SUFFIX:'.html',
1197             HAS_SOURCE:  true
1198         };
1199     </script>
1200       <script type="text/javascript" src="../../_static/jquery.js"></script>
1201       <script type="text/javascript" src="../../_static/underscore.js"></script>
1202       <script type="text/javascript" src="../../_static/doctools.js"></script>
1203       <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
1204
1205     <script src="http://www.ti.com/assets/js/headerfooter/analytics.js" type="text/javascript" charset="utf-8"></script>
1206
1207
1208
1209
1210
1211     <script type="text/javascript" src="../../_static/js/theme.js"></script>
1212
1213
1214
1215
1216   <script type="text/javascript">
1217       jQuery(function () {
1218           SphinxRtdTheme.StickyNav.enable();
1219         });
1220
1221       var menuHeight = window.innerHeight;
1222
1223       var contentOffset = $(".wy-nav-content-wrap").offset();
1224       var contentHeight = $(".wy-nav-content-wrap").height();
1225       var contentBottom = contentOffset.top + contentHeight;
1226
1227       function setNavbarTop() {
1228           var scrollTop = $(window).scrollTop();
1229           var maxTop = scrollTop + menuHeight;
1230
1231           // If past the header
1232           if (scrollTop > contentOffset.top && maxTop < contentBottom) {
1233             stickyTop = scrollTop - contentOffset.top;
1234           } else if (maxTop > contentBottom) {
1235             stickyTop = scrollTop - contentOffset.top - (maxTop - contentBottom);
1236           } else {
1237             stickyTop = 0;
1238           }
1239
1240           $(".wy-nav-side").css("top", stickyTop);
1241       }
1242
1243       $(document).ready(function() {
1244         setNavbarTop();
1245         $(window).scroll(function () {
1246           setNavbarTop();
1247         });
1248
1249         $('body').on("mousewheel", function () {
1250             // Remove default behavior
1251             event.preventDefault();
1252             // Scroll without smoothing
1253             var wheelDelta = event.wheelDelta;
1254             var currentScrollPosition = window.pageYOffset;
1255             window.scrollTo(0, currentScrollPosition - wheelDelta);
1256         });
1257       });
1258   </script>
1259
1260
1261 </body>
1262 </html>