summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 4978051)
raw | patch | inline | side by side (parent: 4978051)
author | Hao Zhang <hzhang@ti.com> | |
Thu, 12 Dec 2019 10:15:39 +0000 (05:15 -0500) | ||
committer | Hao Zhang <hzhang@ti.com> | |
Thu, 12 Dec 2019 10:15:39 +0000 (05:15 -0500) |
McSPI master/slave example is only supported for ARM cores, update the
makefile to only build example for MPU and MCU cores.
Signed-off-by: Hao Zhang <hzhang@ti.com>
makefile to only build example for MPU and MCU cores.
Signed-off-by: Hao Zhang <hzhang@ti.com>
packages/ti/drv/spi/spi_component.mk | patch | blob | history |
index b0bd52a28d1733a507e2be48bab2cc944cb99dba..1ab1ba22b58c56451601bad613315702ce637548 100755 (executable)
MCSPI_MasterSlave_TestApp_INCLUDE = $(MCSPI_MasterSlave_TestApp_PATH)
MCSPI_MasterSlave_TestApp_BOARDLIST = $(drvspi_BOARDLIST)
export MCSPI_MasterSlave_TestApp_BOARDLIST
+ifeq ($(SOC),$(filter $(SOC), j721e))
+MCSPI_MasterSlave_TestApp_$(SOC)_CORELIST = $(drvspi_j721e_CORELISTARM)
+else
MCSPI_MasterSlave_TestApp_$(SOC)_CORELIST = $(drvspi_$(SOC)_CORELIST)
+endif
export MCSPI_MasterSlave_TestApp_$(SOC)_CORELIST
# SPI rtos dma master slave Test app
MCSPI_MasterSlave_Dma_TestApp_INCLUDE = $(MCSPI_MasterSlave_Dma_TestApp_PATH)
MCSPI_MasterSlave_Dma_TestApp_BOARDLIST = $(drvspi_BOARDLIST)
export MCSPI_MasterSlave_Dma_TestApp_BOARDLIST
+ifeq ($(SOC),$(filter $(SOC), j721e))
+MCSPI_MasterSlave_Dma_TestApp_$(SOC)_CORELIST = $(drvspi_j721e_CORELISTARM)
+else
MCSPI_MasterSlave_Dma_TestApp_$(SOC)_CORELIST = $(drvspi_$(SOC)_CORELIST)
+endif
export MCSPI_MasterSlave_Dma_TestApp_$(SOC)_CORELIST
# OSPI baremetal Flash Test app