]> Gitweb @ Texas Instruments - Open Source Git Repositories - git.TI.com/gitweb - processor-sdk/performance-audio-sr.git/blob - pdk_k2g_1_0_1/packages/ti/csl/build/k2g/c66/ti.csl.ae66e.mk
Add alpha files for car
[processor-sdk/performance-audio-sr.git] / pdk_k2g_1_0_1 / packages / ti / csl / build / k2g / c66 / ti.csl.ae66e.mk
1 #*******************************************************************************
2 #* FILE PURPOSE: Lower level makefile for Creating Component Libraries
3 #*******************************************************************************
4 #* FILE NAME: ./build/k2g/c66/ti.csl.ae66e.mk
5 #*
6 #* DESCRIPTION: Defines Source Files, Compilers flags and build rules
7 #*
8 #*
9 #*******************************************************************************
10 #
12 #
13 # Macro definitions referenced below
14 #
15 empty =
16 space =$(empty) $(empty)
17 CC = $(C6X_GEN_INSTALL_PATH)/bin/cl6x -c
18 AC = $(C6X_GEN_INSTALL_PATH)/bin/cl6x -c
19 ARIN = $(C6X_GEN_INSTALL_PATH)/bin/ar6x
20 LD = $(C6X_GEN_INSTALL_PATH)/bin/cl6x
21 RTSLIB = -l $(C6X_GEN_INSTALL_PATH)/lib/undefined
22 INCS = -I. -I$(strip $(subst ;, -I,$(subst $(space),\$(space),$(INCDIR)))) -I$(C6X_GEN_INSTALL_PATH)/include
23 OBJEXT = oe66e
24 AOBJEXT = se66e
25 CFLAGS_INTERNAL = --strip_coff_underscore -mo -o3 -q -k -eo.o -DBIGENDIAN -Dnull -me -mv6600 --abi=eabi
26 ASFLAGS_INTERNAL = --strip_coff_underscore -me -mv6600 --abi=eabi
27 ARFLAGS_INTERNAL = rq
28 LNKFLAGS_INTERNAL = --abi=eabi -z
29 INTERNALDEFS = -Dti_targets_elf_C66_big_endian  -DMAKEFILE_BUILD -eo.$(OBJEXT) -ea.$(AOBJEXT) -fr=$(@D) -fs=$(@D) -ppa -ppd=$@.dep
30 INTERNALLINKDEFS = -o $@ -m $@.map
31 OBJDIR =  $(LIBDIR)/k2g//c66/obj
33 #List the COMMONSRC Files
34 COMMONSRCC= \
35     soc/k2g/src/csl_version.c\
36     soc/k2g/src/csl_gpioGetBaseAddress.c\
37     soc/k2g/src/csl_edma3GetBaseAddress.c\
38     soc/k2g/src/csl_cpIntcGetBaseAddress.c\
39     soc/k2g/src/csl_timerGetBaseAddress.c\
40     soc/k2g/src/csl_pllcGetBaseAddress.c\
41     soc/k2g/src/csl_mpuGetBaseAddress.c\
42     soc/k2g/src/csl_emif4fGetBaseAddress.c\
43     src/ip/chip/V0/csl_chip.c\
44     src/ip/edma/V0/csl_edma3Init.c\
45     src/ip/edma/V0/csl_edma3Open.c\
46     src/ip/edma/V0/csl_edma3Close.c\
47     src/ip/edma/V0/csl_edma3HwSetup.c\
48     src/ip/edma/V0/csl_edma3HwControl.c\
49     src/ip/edma/V0/csl_edma3GetHwStatus.c\
50     src/ip/edma/V0/csl_edma3GetHwSetup.c\
51     src/ip/edma/V0/csl_edma3ChannelOpen.c\
52     src/ip/edma/V0/csl_edma3ChannelClose.c\
53     src/ip/edma/V0/csl_edma3HwChannelSetup.c\
54     src/ip/edma/V0/csl_edma3HwChannelControl.c\
55     src/ip/edma/V0/csl_edma3GetHwChannelStatus.c\
56     src/ip/edma/V0/csl_edma3GetHwChannelSetup.c\
57     src/ip/edma/V0/csl_edma3Param.c\
58     src/ip/mdio/V0/cslr_mdio_resetread.c\
59     src/ip/serdes_sb/V0/cslr_wiz8b4m4sb_resetread.c\
60     src/ip/serdes_sb/V0/cslr_wiz8b4sb_2ckr_resetread.c\
61     src/ip/serdes_sb/V0/cslr_wiz8b4sb_resetread.c\
62     src/ip/serdes_sb/V0/cslr_wiz8b8m4sb_resetread.c\
63     src/ip/serdes_sb/V0/cslr_wiz8b8sb_resetread.c\
64     src/ip/serdes_sb/V0/csl_wiz8_sb_PhyB_1p25G_156p25MHz_cmu0.c\
65     src/ip/serdes_sb/V0/csl_wiz8_sb_PhyB_1p25G_156p25MHz_comlane.c\
66     src/ip/serdes_sb/V0/csl_wiz8_sb_PhyB_10p3125G_16bit_lane1.c\
67     src/ip/serdes_sb/V0/csl_wiz8_sb_PhyB_10p3125G_16bit_lane2.c\
68     src/ip/serdes_sb/V0/csl_wiz8_sb_PhyB_10p3125G_156p25MHz_cmu1.c\
69     src/ip/serdes_sb/V0/csl_wiz8_sb_PhyB_10p3125G_comlane.c\
70     src/ip/serdes_sb/V0/csl_wiz8_sb_PhyB_reset_clr.c\
71     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk100MHz_pci_5Gbps.c\
72     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk122p88MHz_20bit_4p9152Gbps.c\
73     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk122p88MHz_20bit_4p9152Gbps_2l1c.c\
74     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk122p88MHz_20bit_6p144Gbps.c\
75     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk122p88MHz_20bit_6p144Gbps_2l1c.c\
76     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk125MHz_10bit_5Gbps.c\
77     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk125MHz_20bit_5Gbps.c\
78     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk125MHz_20bit_6p25Gbps.c\
79     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk153p6MHz_20bit_4p9152Gbps_2l1c_sr1.c\
80     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk153p6MHz_20bit_4p9152Gbps_sr1.c\
81     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk153p6MHz_20bit_6p144Gbps.c\
82     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk153p6MHz_20bit_6p144Gbps_2l1c.c\
83     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk156p25MHz_10bit_5Gbps.c\
84     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk156p25MHz_20bit_5Gbps.c\
85     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk156p25MHz_20bit_5Gbps_sr1.c\
86     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk156p25MHz_20bit_6p25Gbps.c\
87     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk156p25MHz_20bit_10Gbps_sr1.c\
88     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk156p25MHz_20bit_12p5Gbps_sr1.c\
89     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk312p5MHz_20bit_5Gbps.c\
90     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk312p5MHz_20bit_5Gbps_sr1.c\
91     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk312p5MHz_20bit_6p25Gbps.c\
92     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk312p5MHz_20bit_10Gbps_sr1.c\
93     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk312p5MHz_20bit_12p5Gbps_sr1.c\
94     src/ip/timer/V0/csl_tmrInit.c\
95     src/ip/timer/V0/csl_tmrOpen.c\
96     src/ip/timer/V0/csl_tmrClose.c\
97     src/ip/timer/V0/csl_tmrHwSetup.c\
98     src/ip/timer/V0/csl_tmrHwSetupRaw.c\
99     src/ip/timer/V0/csl_tmrHwControl.c\
100     src/ip/timer/V0/csl_tmrGetHwStatus.c\
101     src/ip/timer/V0/csl_tmrGetHwSetup.c\
102     src/ip/usim/V0/cslr_usimocp_resetread.c
104 # FLAGS for the COMMONSRC Files
105 COMMONSRCCFLAGS =   -DSOC_K2G  -I./src/intc -I. 
107 # Make Rule for the COMMONSRC Files
108 COMMONSRCCOBJS = $(patsubst %.c, $(OBJDIR)/%.$(OBJEXT), $(COMMONSRCC))
110 $(COMMONSRCCOBJS): $(OBJDIR)/%.$(OBJEXT): %.c
111         -@echo cle66e $< ...
112         if [ ! -d $(@D) ]; then $(MKDIR) $(@D) ; fi;
113         $(RM) $@.dep
114         $(CC) $(CFLAGS_INTERNAL) $(COMMONSRCCFLAGS) $(INTERNALDEFS) $(INCS) -fc $< 
115         -@$(CP) $@.dep $@.pp; \
116          $(SED) -e 's/#.*//' -e 's/^[^:]*: *//' -e 's/ *\\$$//' \
117              -e '/^$$/ d' -e 's/$$/ :/' < $@.pp >> $@.dep; \
118          $(RM) $@.pp 
120 #Create Empty rule for dependency
121 $(COMMONSRCCOBJS):./build/k2g/c66/ti.csl.ae66e.mk
122 ./build/k2g/c66/ti.csl.ae66e.mk:
124 #Include Depedency for COMMONSRC Files
125 ifneq (clean,$(MAKECMDGOALS))
126  -include $(COMMONSRCCOBJS:%.$(OBJEXT)=%.$(OBJEXT).dep)
127 endif
129 #List the COMMONSRC Files
130 COMMONSRCASM= \
131     src/ip/tsc/V0/csl_tsc.asm
133 # FLAGS for the COMMONSRC Files
134 COMMONSRCASMFLAGS =   -I./src/intc -I. 
136 # Make Rule for the COMMONSRC Files
137 COMMONSRCASMOBJS = $(patsubst %.asm, $(OBJDIR)/%.$(OBJEXT), $(COMMONSRCASM))
139 $(COMMONSRCASMOBJS): $(OBJDIR)/%.$(OBJEXT): %.asm
140         -@echo asme66e $< ...
141         if [ ! -d $(@D) ]; then $(MKDIR) $(@D) ; fi;
142         $(AC) $(ASFLAGS_INTERNAL) $(COMMONSRCASMFLAGS) $(INTERNALDEFS) $(INCS) -fa $< 
144 #Create Empty rule for dependency
145 $(COMMONSRCASMOBJS):./build/k2g/c66/ti.csl.ae66e.mk
146 ./build/k2g/c66/ti.csl.ae66e.mk:
148 #Include Depedency for COMMONSRC Files
149 ifneq (clean,$(MAKECMDGOALS))
150  -include $(COMMONSRCASMOBJS:%.$(OBJEXT)=%.$(OBJEXT).dep)
151 endif
154 $(LIBDIR)/k2g/c66/ti.csl.ae66e : $(COMMONSRCCOBJS) $(COMMONSRCASMOBJS)
155         @echo archiving $? into $@ ...
156         if [ ! -d $(LIBDIR)/k2g/c66 ]; then $(MKDIR) $(LIBDIR)/k2g/c66 ; fi;
157         $(ARIN) $(ARFLAGS_INTERNAL) $@ $?