[processor-sdk/performance-audio-sr.git] / pdk_k2g_1_0_1 / packages / ti / csl / docs / doxygen / html / csl__cpsw__5gf_8h.html
1 <!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
2 <html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
3 <title>csl_cpsw_5gf.h File Reference</title>
4 <link href="doxygen.css" rel="stylesheet" type="text/css">
5 <link href="tabs.css" rel="stylesheet" type="text/css">
6 </head><body>
7 <table width=100%>
8 <tr>
9 <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
10 <td bgcolor="red"><img src="../../titagline.gif"></td>
11 </tr>
12 </table>
13 <!-- Generated by Doxygen 1.8.9.1 -->
14 <div id="navrow1" class="tabs">
15 <ul class="tablist">
16 <li><a href="index.html"><span>Main Page</span></a></li>
17 <li><a href="modules.html"><span>Modules</span></a></li>
18 <li><a href="annotated.html"><span>Data Structures</span></a></li>
19 <li class="current"><a href="files.html"><span>Files</span></a></li>
20 </ul>
21 </div>
22 <div id="navrow2" class="tabs2">
23 <ul class="tablist">
24 <li><a href="files.html"><span>File List</span></a></li>
25 <li><a href="globals.html"><span>Globals</span></a></li>
26 </ul>
27 </div>
28 <div id="nav-path" class="navpath">
29 <ul>
30 <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_5c9827f39abcc28a92e5a02429a0e390.html">ip</a></li><li class="navelem"><a class="el" href="dir_afab6bfa16b134bd917a7fef64d093d7.html">cpsw</a></li><li class="navelem"><a class="el" href="dir_fdda7c0d0c136b044430f13143245e83.html">V0</a></li> </ul>
31 </div>
32 </div><!-- top -->
33 <div class="header">
34 <div class="summary">
35 <a href="#nested-classes">Data Structures</a> |
36 <a href="#define-members">Macros</a> |
37 <a href="#typedef-members">Typedefs</a> |
38 <a href="#var-members">Variables</a> </div>
39 <div class="headertitle">
40 <div class="title">csl_cpsw_5gf.h File Reference</div> </div>
41 </div><!--header-->
42 <div class="contents">
44 <p>Header file containing various enumerations, structure definitions and function declarations for the Ethernet switch submodule (CPSW_5GF) of EMAC.
45 <a href="#details">More...</a></p>
46 <div class="textblock"><code>#include <ti/csl/soc.h></code><br />
47 <code>#include <<a class="el" href="csl_8h.html">ti/csl/csl.h</a>></code><br />
48 <code>#include <ti/csl/csl_cpswAux.h></code><br />
49 <code>#include <ti/csl/src/ip/cpsw/V0/cslr_cpsw_5gf.h></code><br />
50 </div><table class="memberdecls">
51 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
52 Data Structures</h2></td></tr>
53 <tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___v_e_r_s_i_o_n.html">CSL_CPSW_5GF_VERSION</a></td></tr>
54 <tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">Holds the Time sync submodule's version info. <a href="struct_c_s_l___c_p_s_w__5_g_f___v_e_r_s_i_o_n.html#details">More...</a><br /></td></tr>
55 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
56 <tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___c_o_n_t_r_o_l.html">CSL_CPSW_5GF_CONTROL</a></td></tr>
57 <tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">Holds CPSW control register contents. <a href="struct_c_s_l___c_p_s_w__5_g_f___c_o_n_t_r_o_l.html#details">More...</a><br /></td></tr>
58 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
59 <tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___p_o_r_t_s_t_a_t.html">CSL_CPSW_5GF_PORTSTAT</a></td></tr>
60 <tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">Holds Port Statistics Enable register contents. <a href="struct_c_s_l___c_p_s_w__5_g_f___p_o_r_t_s_t_a_t.html#details">More...</a><br /></td></tr>
61 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
62 <tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___p_t_y_p_e.html">CSL_CPSW_5GF_PTYPE</a></td></tr>
63 <tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">Holds Priority type register contents. <a href="struct_c_s_l___c_p_s_w__5_g_f___p_t_y_p_e.html#details">More...</a><br /></td></tr>
64 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
65 <tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___f_l_o_w_c_n_t_l.html">CSL_CPSW_5GF_FLOWCNTL</a></td></tr>
66 <tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">Holds flow control register contents. <a href="struct_c_s_l___c_p_s_w__5_g_f___f_l_o_w_c_n_t_l.html#details">More...</a><br /></td></tr>
67 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
68 <tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___t_s_c_n_t_l.html">CSL_CPSW_5GF_TSCNTL</a></td></tr>
69 <tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">Holds Port Time Sync Control register contents. <a href="struct_c_s_l___c_p_s_w__5_g_f___t_s_c_n_t_l.html#details">More...</a><br /></td></tr>
70 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
71 <tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___s_t_a_t_s.html">CSL_CPSW_5GF_STATS</a></td></tr>
72 <tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">Holds the EMAC statistics. <a href="struct_c_s_l___c_p_s_w__5_g_f___s_t_a_t_s.html#details">More...</a><br /></td></tr>
73 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
74 <tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___v_e_r_s_i_o_n.html">CSL_CPSW_5GF_ALE_VERSION</a></td></tr>
75 <tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">Holds the ALE submodule's version info. <a href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___v_e_r_s_i_o_n.html#details">More...</a><br /></td></tr>
76 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
77 <tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___p_o_r_t_c_o_n_t_r_o_l.html">CSL_CPSW_5GF_ALE_PORTCONTROL</a></td></tr>
78 <tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">Holds the ALE Port control register info. <a href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___p_o_r_t_c_o_n_t_r_o_l.html#details">More...</a><br /></td></tr>
79 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
80 <tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___m_c_a_s_t_a_d_d_r___e_n_t_r_y.html">CSL_CPSW_5GF_ALE_MCASTADDR_ENTRY</a></td></tr>
81 <tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">Holds the ALE Multicast Address Table entry configuration. <a href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___m_c_a_s_t_a_d_d_r___e_n_t_r_y.html#details">More...</a><br /></td></tr>
82 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
83 <tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___v_l_a_n_m_c_a_s_t_a_d_d_r___e_n_t_r_y.html">CSL_CPSW_5GF_ALE_VLANMCASTADDR_ENTRY</a></td></tr>
84 <tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">Holds the ALE VLAN/Multicast Address Table entry configuration. <a href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___v_l_a_n_m_c_a_s_t_a_d_d_r___e_n_t_r_y.html#details">More...</a><br /></td></tr>
85 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
86 <tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___u_n_i_c_a_s_t_a_d_d_r___e_n_t_r_y.html">CSL_CPSW_5GF_ALE_UNICASTADDR_ENTRY</a></td></tr>
87 <tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">Holds the ALE Unicast Address Table entry configuration. <a href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___u_n_i_c_a_s_t_a_d_d_r___e_n_t_r_y.html#details">More...</a><br /></td></tr>
88 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
89 <tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___o_u_i_a_d_d_r___e_n_t_r_y.html">CSL_CPSW_5GF_ALE_OUIADDR_ENTRY</a></td></tr>
90 <tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">Holds the ALE OUI Unicast Address Table entry configuration. <a href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___o_u_i_a_d_d_r___e_n_t_r_y.html#details">More...</a><br /></td></tr>
91 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
92 <tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___v_l_a_n_u_n_i_c_a_s_t_a_d_d_r___e_n_t_r_y.html">CSL_CPSW_5GF_ALE_VLANUNICASTADDR_ENTRY</a></td></tr>
93 <tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">Holds the ALE VLAN Unicast Address Table entry configuration. <a href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___v_l_a_n_u_n_i_c_a_s_t_a_d_d_r___e_n_t_r_y.html#details">More...</a><br /></td></tr>
94 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
95 <tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___v_l_a_n___e_n_t_r_y.html">CSL_CPSW_5GF_ALE_VLAN_ENTRY</a></td></tr>
96 <tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">Holds the ALE VLAN Table entry configuration. <a href="struct_c_s_l___c_p_s_w__5_g_f___a_l_e___v_l_a_n___e_n_t_r_y.html#details">More...</a><br /></td></tr>
97 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
98 </table><table class="memberdecls">
99 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
100 Macros</h2></td></tr>
101 <tr class="memitem:gac8ff4e1d47a70edb181e18dd0a31b8e8"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#gac8ff4e1d47a70edb181e18dd0a31b8e8">hCpsw5gfRegs</a>   ((CSL_Cpsw_5gfRegs *) (CSL_NETCP_CFG_REGS + 0x00090800))</td></tr>
102 <tr class="memdesc:gac8ff4e1d47a70edb181e18dd0a31b8e8"><td class="mdescLeft"> </td><td class="mdescRight">Pointer to the Ethernet Switch overlay registers. <a href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#gac8ff4e1d47a70edb181e18dd0a31b8e8">More...</a><br /></td></tr>
103 <tr class="separator:gac8ff4e1d47a70edb181e18dd0a31b8e8"><td class="memSeparator" colspan="2"> </td></tr>
104 <tr class="memitem:ga2780b0a66c63b4fc933b8639953d6d51"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga2780b0a66c63b4fc933b8639953d6d51">CSL_CPSW_5GF_NUMSTATBLOCKS</a>   2</td></tr>
105 <tr class="memdesc:ga2780b0a66c63b4fc933b8639953d6d51"><td class="mdescLeft"> </td><td class="mdescRight">Number of statistic blocks. <a href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga2780b0a66c63b4fc933b8639953d6d51">More...</a><br /></td></tr>
106 <tr class="separator:ga2780b0a66c63b4fc933b8639953d6d51"><td class="memSeparator" colspan="2"> </td></tr>
107 <tr class="memitem:ga770aac8e44a461c68cccbd97d07fb6ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga770aac8e44a461c68cccbd97d07fb6ef"></a>
108 #define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga770aac8e44a461c68cccbd97d07fb6ef">CSL_CPSW_5GF_NUMSTATS</a>   36</td></tr>
109 <tr class="memdesc:ga770aac8e44a461c68cccbd97d07fb6ef"><td class="mdescLeft"> </td><td class="mdescRight">Number of hardware statistics registers. <br /></td></tr>
110 <tr class="separator:ga770aac8e44a461c68cccbd97d07fb6ef"><td class="memSeparator" colspan="2"> </td></tr>
111 <tr class="memitem:gabfeac73c7bcff031d6397ee3ff892221"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabfeac73c7bcff031d6397ee3ff892221"></a>
112 #define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#gabfeac73c7bcff031d6397ee3ff892221">CSL_CPSW_5GF_NUMALE_ENTRIES</a>   1024</td></tr>
113 <tr class="memdesc:gabfeac73c7bcff031d6397ee3ff892221"><td class="mdescLeft"> </td><td class="mdescRight">Maximum number of ALE entries that can be programmed. <br /></td></tr>
114 <tr class="separator:gabfeac73c7bcff031d6397ee3ff892221"><td class="memSeparator" colspan="2"> </td></tr>
115 <tr class="memitem:gac51a2b647a07557873fc55ec06a2c55d"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#gac51a2b647a07557873fc55ec06a2c55d">CSL_CPSW_5GF_ALECONTROL_RATELIMIT_EN</a>   (1 << 0u)</td></tr>
116 <tr class="memdesc:gac51a2b647a07557873fc55ec06a2c55d"><td class="mdescLeft"> </td><td class="mdescRight">ALE control register configuration definitions. <a href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#gac51a2b647a07557873fc55ec06a2c55d">More...</a><br /></td></tr>
117 <tr class="separator:gac51a2b647a07557873fc55ec06a2c55d"><td class="memSeparator" colspan="2"> </td></tr>
118 <tr class="memitem:ga17cdc12df04aad79ea412f798578972a"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga17cdc12df04aad79ea412f798578972a">CSL_CPSW_5GF_ALECONTROL_AUTHMODE_EN</a>   (1 << 1u)</td></tr>
119 <tr class="separator:ga17cdc12df04aad79ea412f798578972a"><td class="memSeparator" colspan="2"> </td></tr>
120 <tr class="memitem:gaff9940d0c3fddcc9b69038fb4c37fcd3"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#gaff9940d0c3fddcc9b69038fb4c37fcd3">CSL_CPSW_5GF_ALECONTROL_VLANAWARE_EN</a>   (1 << 2u)</td></tr>
121 <tr class="separator:gaff9940d0c3fddcc9b69038fb4c37fcd3"><td class="memSeparator" colspan="2"> </td></tr>
122 <tr class="memitem:ga7622a0781a850f49a1f9d58890106de2"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga7622a0781a850f49a1f9d58890106de2">CSL_CPSW_5GF_ALECONTROL_RATELIMIT_TX_EN</a>   (1 << 3u)</td></tr>
123 <tr class="separator:ga7622a0781a850f49a1f9d58890106de2"><td class="memSeparator" colspan="2"> </td></tr>
124 <tr class="memitem:ga8fdd7aa5281f5a1b31efa9bd6388b37b"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga8fdd7aa5281f5a1b31efa9bd6388b37b">CSL_CPSW_5GF_ALECONTROL_OUIDENY_EN</a>   (1 << 5u)</td></tr>
125 <tr class="separator:ga8fdd7aa5281f5a1b31efa9bd6388b37b"><td class="memSeparator" colspan="2"> </td></tr>
126 <tr class="memitem:ga33c057aa7690fd0992f0cc36bec59034"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga33c057aa7690fd0992f0cc36bec59034">CSL_CPSW_5GF_ALECONTROL_VID0MODE_EN</a>   (1 << 6u)</td></tr>
127 <tr class="separator:ga33c057aa7690fd0992f0cc36bec59034"><td class="memSeparator" colspan="2"> </td></tr>
128 <tr class="memitem:gac421dbde43af7b643197328b55a251ec"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#gac421dbde43af7b643197328b55a251ec">CSL_CPSW_5GF_ALECONTROL_LEARN_NO_VID_EN</a>   (1 << 7u)</td></tr>
129 <tr class="separator:gac421dbde43af7b643197328b55a251ec"><td class="memSeparator" colspan="2"> </td></tr>
130 <tr class="memitem:gaf5ddbc5787faee6c6f8871a8cfccea7b"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#gaf5ddbc5787faee6c6f8871a8cfccea7b">CSL_CPSW_5GF_ALECONTROL_AGEOUT_NOW_EN</a>   (1 << 29u)</td></tr>
131 <tr class="separator:gaf5ddbc5787faee6c6f8871a8cfccea7b"><td class="memSeparator" colspan="2"> </td></tr>
132 <tr class="memitem:ga6125be0743f91909dcb93d2feeb0f0cc"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga6125be0743f91909dcb93d2feeb0f0cc">CSL_CPSW_5GF_ALECONTROL_CLRTABLE_EN</a>   (1 << 30u)</td></tr>
133 <tr class="separator:ga6125be0743f91909dcb93d2feeb0f0cc"><td class="memSeparator" colspan="2"> </td></tr>
134 <tr class="memitem:ga3f0f28d236c213b5dca4793f81530976"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga3f0f28d236c213b5dca4793f81530976">CSL_CPSW_5GF_ALECONTROL_ALE_EN</a>   (1 << 31u)</td></tr>
135 <tr class="separator:ga3f0f28d236c213b5dca4793f81530976"><td class="memSeparator" colspan="2"> </td></tr>
136 <tr class="memitem:gafc3f911cd9607a3868b4cbcf0c9a0f37"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#gafc3f911cd9607a3868b4cbcf0c9a0f37">CSL_CPSW_5GF_PORTMASK_PORT0_EN</a>   (1 << 0u)</td></tr>
137 <tr class="memdesc:gafc3f911cd9607a3868b4cbcf0c9a0f37"><td class="mdescLeft"> </td><td class="mdescRight">Port Mask definitions. <a href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#gafc3f911cd9607a3868b4cbcf0c9a0f37">More...</a><br /></td></tr>
138 <tr class="separator:gafc3f911cd9607a3868b4cbcf0c9a0f37"><td class="memSeparator" colspan="2"> </td></tr>
139 <tr class="memitem:gab5663360709528da01f07d41672c277a"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#gab5663360709528da01f07d41672c277a">CSL_CPSW_5GF_PORTMASK_PORT1_EN</a>   (1 << 1u)</td></tr>
140 <tr class="separator:gab5663360709528da01f07d41672c277a"><td class="memSeparator" colspan="2"> </td></tr>
141 <tr class="memitem:ga75913ceaffe430e9057d9d747a9ddbec"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga75913ceaffe430e9057d9d747a9ddbec">CSL_CPSW_5GF_PORTMASK_PORT2_EN</a>   (1 << 2u)</td></tr>
142 <tr class="separator:ga75913ceaffe430e9057d9d747a9ddbec"><td class="memSeparator" colspan="2"> </td></tr>
143 </table><table class="memberdecls">
144 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
145 Typedefs</h2></td></tr>
146 <tr class="memitem:gac0e4d54d5a18d7a408af65c53300b02c"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___c_s_l___c_p_s_w___d_a_t_a_s_t_r_u_c_t.html#ga9d09a0a21ede770428dfeec9661f2db6">CSL_CPSW_ALE_PORTSTATE</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#gac0e4d54d5a18d7a408af65c53300b02c">CSL_CPSW_5GF_ALE_PORTSTATE</a></td></tr>
147 <tr class="memdesc:gac0e4d54d5a18d7a408af65c53300b02c"><td class="mdescLeft"> </td><td class="mdescRight">Defines ALE port states. <a href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#gac0e4d54d5a18d7a408af65c53300b02c">More...</a><br /></td></tr>
148 <tr class="separator:gac0e4d54d5a18d7a408af65c53300b02c"><td class="memSeparator" colspan="2"> </td></tr>
149 <tr class="memitem:ga259b6b127b37ca1d87f1c481d97f40aa"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___c_s_l___c_p_s_w___d_a_t_a_s_t_r_u_c_t.html#ga6ea23133eb6b1517c106ca3f1a8b7729">CSL_CPSW_ALE_ENTRYTYPE</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga259b6b127b37ca1d87f1c481d97f40aa">CSL_CPSW_5GF_ALE_ENTRYTYPE</a></td></tr>
150 <tr class="memdesc:ga259b6b127b37ca1d87f1c481d97f40aa"><td class="mdescLeft"> </td><td class="mdescRight">Defines ALE Table Entry types. <a href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga259b6b127b37ca1d87f1c481d97f40aa">More...</a><br /></td></tr>
151 <tr class="separator:ga259b6b127b37ca1d87f1c481d97f40aa"><td class="memSeparator" colspan="2"> </td></tr>
152 <tr class="memitem:ga860e3422839444ae93913c7c5c248795"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___c_s_l___c_p_s_w___d_a_t_a_s_t_r_u_c_t.html#ga4d51f0ede73ad1b0d12a2d15b969246d">CSL_CPSW_ALE_UCASTTYPE</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga860e3422839444ae93913c7c5c248795">CSL_CPSW_5GF_ALE_UCASTTYPE</a></td></tr>
153 <tr class="memdesc:ga860e3422839444ae93913c7c5c248795"><td class="mdescLeft"> </td><td class="mdescRight">Defines ALE Unicast types. <a href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga860e3422839444ae93913c7c5c248795">More...</a><br /></td></tr>
154 <tr class="separator:ga860e3422839444ae93913c7c5c248795"><td class="memSeparator" colspan="2"> </td></tr>
155 <tr class="memitem:ga1909a5fbd68b11167b41e688f615451f"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___c_s_l___c_p_s_w___d_a_t_a_s_t_r_u_c_t.html#gac08366dceb5ccaea33ad2555f63471d5">CSL_CPSW_ALE_ADDRTYPE</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga1909a5fbd68b11167b41e688f615451f">CSL_CPSW_5GF_ALE_ADDRTYPE</a></td></tr>
156 <tr class="memdesc:ga1909a5fbd68b11167b41e688f615451f"><td class="mdescLeft"> </td><td class="mdescRight">Defines ALE Address types. <a href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga1909a5fbd68b11167b41e688f615451f">More...</a><br /></td></tr>
157 <tr class="separator:ga1909a5fbd68b11167b41e688f615451f"><td class="memSeparator" colspan="2"> </td></tr>
158 </table><table class="memberdecls">
159 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
160 Variables</h2></td></tr>
161 <tr class="memitem:ga50c868c9f58fba3c39354a4ac35c6622"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50c868c9f58fba3c39354a4ac35c6622"></a>
162 void * </td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_p_s_w__5_g_f___d_a_t_a_s_t_r_u_c_t.html#ga50c868c9f58fba3c39354a4ac35c6622">cpswPortBaseAddr</a> [4]</td></tr>
163 <tr class="memdesc:ga50c868c9f58fba3c39354a4ac35c6622"><td class="mdescLeft"> </td><td class="mdescRight">Holds the base address of ports. <br /></td></tr>
164 <tr class="separator:ga50c868c9f58fba3c39354a4ac35c6622"><td class="memSeparator" colspan="2"> </td></tr>
165 </table>
166 <a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
167 <div class="textblock"><p>Header file containing various enumerations, structure definitions and function declarations for the Ethernet switch submodule (CPSW_5GF) of EMAC. </p>
168 <h1></h1>
169 <p><br />
170 (C) Copyright 2009-2012, Texas Instruments, Inc.</p>
171 <p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
172 <p>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</p>
173 <p>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</p>
174 <p>Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</p>
175 <p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
176 </div></div><!-- contents -->
177 <hr size="1"><small>
178 Copyright 2016, Texas Instruments Incorporated</small>
179 </body>
180 </html>