[processor-sdk/performance-audio-sr.git] / psdk_cust / ipc_3_43_00_00_eng / docs / cdoc / ti / sdo / ipc / family / doc-files / procNames.html
1 <HTML>
2 <HEAD>
3 <TITLE>IPC Supported Devices and Processor Names</TITLE>
4 <STYLE TYPE="text/css" MEDIA=screen>
5 <!--
6 .bold { font-weight: bolder; color: black; }
7 .shaded { background: rgb(234,234,234); }
8 td,th { font-family: verdana, arial, sans-serif;
9 font-size: 80%;
10 line-height: 1.5em;
11 cursor: default;
12 text-align: left;
13 padding: 5px;
14 }
15 h2, th { color: rgb(0,127,102); }
16 a { color: black; text-decoration: underline; }
17 a:hover { color: rgb(0,127,102); }
18 body { font-family: verdana, arial, sans-serif;
19 background: white; padding: .35in}
20 .xdocHdrSummary
21 {
22 color: rgb(0,127,102);
23 font-size: 155%;
24 font-weight: bold;
25 line-height: 1.2em;
26 margin: 0 0 1em .20in;
27 }
29 .xdocDate { border-top: 1px solid #e2dcc8;
30 margin-top: .5in;
31 color: rgb(0,127,102);
32 font-size: 95%;
33 text-align: right;
34 }
36 -->
37 </STYLE>
38 </HEAD>
39 <BODY>
40 <H2>Supported Devices and Valid Processor Names</H2>
41 <P>The processor names listed for each device are the only
42 valid names that can be used for configuration of the
43 MultiProc module. Refer to the
44 <a href="../../../utils/MultiProc.html">cdoc for MultiProc</a> for
45 more information.</P>
46 <TABLE BORDER="1">
47 <TR><TH>Device name</TH><TH>Valid processor names</TH></TR>
48 <TR><TD>C66AK2E05</TD><TD>HOST CORE0 </TD></TR>
49 <TR><TD>DRA7XX</TD><TD>DSP1 DSP2 EVE1 EVE2 EVE3 EVE4 IPU1 IPU2 IPU1-0 IPU1-1 IPU2-0 IPU2-1 HOST </TD></TR>
50 <TR><TD>Kepler</TD><TD>HOST CORE0 CORE1 CORE2 CORE3 CORE4 CORE5 CORE6 CORE7 </TD></TR>
51 <TR><TD>LM3.*</TD><TD> </TD></TR>
52 <TR><TD>LM4.*</TD><TD> </TD></TR>
53 <TR><TD>OMAP3530</TD><TD>DSP HOST </TD></TR>
54 <TR><TD>OMAP4430</TD><TD>DSP CORE0 CORE1 HOST </TD></TR>
55 <TR><TD>OMAP5430</TD><TD>DSP IPU HOST </TD></TR>
56 <TR><TD>OMAPL137</TD><TD>DSP HOST </TD></TR>
57 <TR><TD>OMAPL138</TD><TD>DSP HOST </TD></TR>
58 <TR><TD>TCI6630K2L</TD><TD>HOST CORE0 CORE1 CORE2 CORE3 </TD></TR>
59 <TR><TD>TCI6636K2H</TD><TD>HOST CORE0 CORE1 CORE2 CORE3 CORE4 CORE5 CORE6 CORE7 </TD></TR>
60 <TR><TD>TCI66AK2G02</TD><TD>HOST CORE0 </TD></TR>
61 <TR><TD>TDA3X</TD><TD>DSP1 DSP2 IPU1 IPU1-0 IPU1-1 EVE1 </TD></TR>
62 <TR><TD>TMS320C3430</TD><TD>DSP HOST </TD></TR>
63 <TR><TD>TMS320C6472</TD><TD>CORE0 CORE1 CORE2 CORE3 CORE4 CORE5 </TD></TR>
64 <TR><TD>TMS320C6474</TD><TD>CORE0 CORE1 CORE2 </TD></TR>
65 <TR><TD>TMS320C6657</TD><TD>CORE0 CORE1 </TD></TR>
66 <TR><TD>TMS320C6670</TD><TD>CORE0 CORE1 CORE2 CORE3 </TD></TR>
67 <TR><TD>TMS320C6672</TD><TD>CORE0 CORE1 </TD></TR>
68 <TR><TD>TMS320C6674</TD><TD>CORE0 CORE1 CORE2 CORE3 </TD></TR>
69 <TR><TD>TMS320C6678</TD><TD>CORE0 CORE1 CORE2 CORE3 CORE4 CORE5 CORE6 CORE7 </TD></TR>
70 <TR><TD>TMS320C66AK2E05</TD><TD>HOST CORE0 </TD></TR>
71 <TR><TD>TMS320C66AK2H12</TD><TD>HOST CORE0 CORE1 CORE2 CORE3 CORE4 CORE5 CORE6 CORE7 </TD></TR>
72 <TR><TD>TMS320C6A8149</TD><TD>DSP EVE VIDEO-M3 VPSS-M3 HOST </TD></TR>
73 <TR><TD>TMS320C6A8168</TD><TD>DSP VPSS-M3 HOST </TD></TR>
74 <TR><TD>TMS320CDM6446</TD><TD>DSP HOST </TD></TR>
75 <TR><TD>TMS320CTCI6486</TD><TD>CORE0 CORE1 CORE2 CORE3 CORE4 CORE5 </TD></TR>
76 <TR><TD>TMS320CTCI6488</TD><TD>CORE0 CORE1 CORE2 </TD></TR>
77 <TR><TD>TMS320DA830</TD><TD>DSP HOST </TD></TR>
78 <TR><TD>TMS320TCI6608</TD><TD>CORE0 CORE1 CORE2 CORE3 CORE4 CORE5 CORE6 CORE7 </TD></TR>
79 <TR><TD>TMS320TCI6614</TD><TD>CORE0 CORE1 CORE2 CORE3 HOST </TD></TR>
80 <TR><TD>TMS320TCI6616</TD><TD>CORE0 CORE1 CORE2 CORE3 </TD></TR>
81 <TR><TD>TMS320TCI6618</TD><TD>CORE0 CORE1 CORE2 CORE3 </TD></TR>
82 <TR><TD>TMS320TCI6630K2L</TD><TD>HOST CORE0 CORE1 CORE2 CORE3 </TD></TR>
83 <TR><TD>TMS320TCI6634</TD><TD>CORE0 CORE1 CORE2 CORE3 CORE4 CORE5 CORE6 CORE7 </TD></TR>
84 <TR><TD>TMS320TCI6636</TD><TD>HOST CORE0 CORE1 CORE2 CORE3 CORE4 CORE5 CORE6 CORE7 </TD></TR>
85 <TR><TD>TMS320TCI6638</TD><TD>HOST CORE0 CORE1 CORE2 CORE3 CORE4 CORE5 CORE6 CORE7 </TD></TR>
86 <TR><TD>TMS320TI811X</TD><TD>DSP VIDEO-M3 VPSS-M3 HOST </TD></TR>
87 <TR><TD>TMS320TI813X</TD><TD>VIDEO-M3 VPSS-M3 HOST </TD></TR>
88 <TR><TD>TMS320TI814X</TD><TD>DSP VIDEO-M3 VPSS-M3 HOST </TD></TR>
89 <TR><TD>TMS320TI816X</TD><TD>DSP VIDEO-M3 VPSS-M3 HOST </TD></TR>
90 <TR><TD>Vayu</TD><TD>DSP1 DSP2 EVE1 EVE2 EVE3 EVE4 IPU1 IPU2 IPU1-0 IPU1-1 IPU2-0 IPU2-1 HOST </TD></TR>
91 </TABLE>
92 <DIV class="xdocDate">generated on Mon, 23 May 2016 14:11:12 GMT</DIV>
93 </BODY></HTML>