]> Gitweb @ Texas Instruments - Open Source Git Repositories - git.TI.com/gitweb - processor-sdk/performance-audio-sr.git/blob - psdk_cust/pdk_k2g_1_0_1_1_eng/packages/ti/csl/build/k2g/a15/ti.csl.aa15fg.mk
PASDK-258:Update PDK eng to 1.0.1.1. Using build number to differentiate PDK eng...
[processor-sdk/performance-audio-sr.git] / psdk_cust / pdk_k2g_1_0_1_1_eng / packages / ti / csl / build / k2g / a15 / ti.csl.aa15fg.mk
1 #*******************************************************************************
2 #* FILE PURPOSE: Lower level makefile for Creating Component Libraries
3 #*******************************************************************************
4 #* FILE NAME: ./build/k2g/a15/ti.csl.aa15fg.mk
5 #*
6 #* DESCRIPTION: Defines Source Files, Compilers flags and build rules
7 #*
8 #*
9 #*******************************************************************************
10 #
12 #
13 # Macro definitions referenced below
14 #
15 empty =
16 space =$(empty) $(empty)
17 CC = $(TOOLCHAIN_PATH_A15)/bin/$(CROSS_TOOL_PRFX)gcc
18 AC = $(TOOLCHAIN_PATH_A15)/bin/$(CROSS_TOOL_PRFX)as
19 ARIN = $(TOOLCHAIN_PATH_A15)/bin/$(CROSS_TOOL_PRFX)ar
20 LD = $(TOOLCHAIN_PATH_A15)/bin/$(CROSS_TOOL_PRFX)gcc
21 INCS = -I. -I$(TOOLCHAIN_PATH_A15)/include -I$(strip $(subst ;, -I,$(subst $(space),\$(space),$(INCDIR))))
22 OBJEXT = oa15fg
23 AOBJEXT = sa15fg
24 CFLAGS_INTERNAL = -mno-unaligned-access -c -mtune=cortex-a15 -marm -DDRA7xx -gstrict-dwarf -Wall -D__ARMv7 -D_LITTLE_ENDIAN=1 -mcpu=cortex-a15 -mfpu=neon -mfloat-abi=hard -mabi=aapcs -g
25 ASFLAGS_INTERNAL =  -mcpu=cortex-a15 -mfpu=neon -mfloat-abi=hard
26 ARFLAGS_INTERNAL = cr
27 LNKFLAGS_INTERNAL = 
28 INTERNALDEFS = -MD -MF $@.dep
29 INTERNALLINKDEFS = -o $@ -m $@.map
30 OBJDIR =  $(LIBDIR)/k2g//a15/obj
32 #List the COMMONSRC Files
33 COMMONSRCC= \
34     soc/k2g/src/csl_version.c\
35     soc/k2g/src/csl_gpioGetBaseAddress.c\
36     soc/k2g/src/csl_edma3GetBaseAddress.c\
37     soc/k2g/src/csl_cpIntcGetBaseAddress.c\
38     soc/k2g/src/csl_timerGetBaseAddress.c\
39     soc/k2g/src/csl_pllcGetBaseAddress.c\
40     soc/k2g/src/csl_mpuGetBaseAddress.c\
41     soc/k2g/src/csl_emif4fGetBaseAddress.c\
42     src/ip/edma/V0/csl_edma3Init.c\
43     src/ip/edma/V0/csl_edma3Open.c\
44     src/ip/edma/V0/csl_edma3Close.c\
45     src/ip/edma/V0/csl_edma3HwSetup.c\
46     src/ip/edma/V0/csl_edma3HwControl.c\
47     src/ip/edma/V0/csl_edma3GetHwStatus.c\
48     src/ip/edma/V0/csl_edma3GetHwSetup.c\
49     src/ip/edma/V0/csl_edma3ChannelOpen.c\
50     src/ip/edma/V0/csl_edma3ChannelClose.c\
51     src/ip/edma/V0/csl_edma3HwChannelSetup.c\
52     src/ip/edma/V0/csl_edma3HwChannelControl.c\
53     src/ip/edma/V0/csl_edma3GetHwChannelStatus.c\
54     src/ip/edma/V0/csl_edma3GetHwChannelSetup.c\
55     src/ip/edma/V0/csl_edma3Param.c\
56     src/ip/mdio/V0/cslr_mdio_resetread.c\
57     src/ip/serdes_sb/V0/cslr_wiz8b4m4sb_resetread.c\
58     src/ip/serdes_sb/V0/cslr_wiz8b4sb_2ckr_resetread.c\
59     src/ip/serdes_sb/V0/cslr_wiz8b4sb_resetread.c\
60     src/ip/serdes_sb/V0/cslr_wiz8b8m4sb_resetread.c\
61     src/ip/serdes_sb/V0/cslr_wiz8b8sb_resetread.c\
62     src/ip/serdes_sb/V0/csl_wiz8_sb_PhyB_1p25G_156p25MHz_cmu0.c\
63     src/ip/serdes_sb/V0/csl_wiz8_sb_PhyB_1p25G_156p25MHz_comlane.c\
64     src/ip/serdes_sb/V0/csl_wiz8_sb_PhyB_10p3125G_16bit_lane1.c\
65     src/ip/serdes_sb/V0/csl_wiz8_sb_PhyB_10p3125G_16bit_lane2.c\
66     src/ip/serdes_sb/V0/csl_wiz8_sb_PhyB_10p3125G_156p25MHz_cmu1.c\
67     src/ip/serdes_sb/V0/csl_wiz8_sb_PhyB_10p3125G_comlane.c\
68     src/ip/serdes_sb/V0/csl_wiz8_sb_PhyB_reset_clr.c\
69     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk100MHz_pci_5Gbps.c\
70     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk122p88MHz_20bit_4p9152Gbps.c\
71     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk122p88MHz_20bit_4p9152Gbps_2l1c.c\
72     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk122p88MHz_20bit_6p144Gbps.c\
73     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk122p88MHz_20bit_6p144Gbps_2l1c.c\
74     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk125MHz_10bit_5Gbps.c\
75     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk125MHz_20bit_5Gbps.c\
76     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk125MHz_20bit_6p25Gbps.c\
77     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk153p6MHz_20bit_4p9152Gbps_2l1c_sr1.c\
78     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk153p6MHz_20bit_4p9152Gbps_sr1.c\
79     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk153p6MHz_20bit_6p144Gbps.c\
80     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk153p6MHz_20bit_6p144Gbps_2l1c.c\
81     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk156p25MHz_10bit_5Gbps.c\
82     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk156p25MHz_20bit_5Gbps.c\
83     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk156p25MHz_20bit_5Gbps_sr1.c\
84     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk156p25MHz_20bit_6p25Gbps.c\
85     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk156p25MHz_20bit_10Gbps_sr1.c\
86     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk156p25MHz_20bit_12p5Gbps_sr1.c\
87     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk312p5MHz_20bit_5Gbps.c\
88     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk312p5MHz_20bit_5Gbps_sr1.c\
89     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk312p5MHz_20bit_6p25Gbps.c\
90     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk312p5MHz_20bit_10Gbps_sr1.c\
91     src/ip/serdes_sb/V0/csl_wiz8_sb_refclk312p5MHz_20bit_12p5Gbps_sr1.c\
92     src/ip/timer/V0/csl_tmrInit.c\
93     src/ip/timer/V0/csl_tmrOpen.c\
94     src/ip/timer/V0/csl_tmrClose.c\
95     src/ip/timer/V0/csl_tmrHwSetup.c\
96     src/ip/timer/V0/csl_tmrHwSetupRaw.c\
97     src/ip/timer/V0/csl_tmrHwControl.c\
98     src/ip/timer/V0/csl_tmrGetHwStatus.c\
99     src/ip/timer/V0/csl_tmrGetHwSetup.c\
100     src/ip/a15/V0/csl_a15.c\
101     src/ip/a15/V0/csl_a15AsmUtils.c
103 # FLAGS for the COMMONSRC Files
104 COMMONSRCCFLAGS =   -DSOC_K2G  -I./src/intc -I. 
106 # Make Rule for the COMMONSRC Files
107 COMMONSRCCOBJS = $(patsubst %.c, $(OBJDIR)/%.$(OBJEXT), $(COMMONSRCC))
109 $(COMMONSRCCOBJS): $(OBJDIR)/%.$(OBJEXT): %.c
110         -@echo cla15fg $< ...
111         if [ ! -d $(@D) ]; then $(MKDIR) $(@D) ; fi;
112         $(RM) $@.dep
113         $(CC) -x none $(CFLAGS_INTERNAL) $(COMMONSRCCFLAGS) $(INTERNALDEFS) $(INCS) $< -o $@
115 #Create Empty rule for dependency
116 $(COMMONSRCCOBJS):./build/k2g/a15/ti.csl.aa15fg.mk
117 ./build/k2g/a15/ti.csl.aa15fg.mk:
119 #Include Depedency for COMMONSRC Files
120 ifneq (clean,$(MAKECMDGOALS))
121  -include $(COMMONSRCCOBJS:%.$(OBJEXT)=%.$(OBJEXT).dep)
122 endif
124 #List the COMMONSRC Files
125 COMMONSRCASM= \
126     src/ip/a15/V0/csl_a15Asm.asm
128 # FLAGS for the COMMONSRC Files
129 COMMONSRCASMFLAGS =   -I./src/intc -I. 
131 # Make Rule for the COMMONSRC Files
132 COMMONSRCASMOBJS = $(patsubst %.asm, $(OBJDIR)/%.$(AOBJEXT), $(COMMONSRCASM))
134 $(COMMONSRCASMOBJS): $(OBJDIR)/%.$(AOBJEXT): %.asm
135         -@echo asma15fg $< ...
136         if [ ! -d $(@D) ]; then $(MKDIR) $(@D) ; fi;
137         $(RM) $@.dep
138         $(CC) -x assembler $(CFLAGS_INTERNAL) $(COMMONSRCASMFLAGS) $(INTERNALDEFS) $(INCS) $< -o $@
140 #Create Empty rule for dependency
141 $(COMMONSRCASMOBJS):./build/k2g/a15/ti.csl.aa15fg.mk
142 ./build/k2g/a15/ti.csl.aa15fg.mk:
144 #Include Depedency for COMMONSRC Files
145 ifneq (clean,$(MAKECMDGOALS))
146  -include $(COMMONSRCASMOBJS:%.$(AOBJEXT)=%.$(AOBJEXT).dep)
147 endif
150 $(LIBDIR)/k2g/a15/ti.csl.aa15fg : $(COMMONSRCCOBJS) $(COMMONSRCASMOBJS)
151         @echo archiving $? into $@ ...
152         if [ ! -d $(LIBDIR)/k2g/a15 ]; then $(MKDIR) $(LIBDIR)/k2g/a15 ; fi;
153         $(ARIN) $(ARFLAGS_INTERNAL) $@ $?