[processor-sdk/performance-audio-sr.git] / psdk_cust / pdk_k2g_1_0_1_2_eng / packages / ti / board / src / evmK2H / evmK2H_clock.c
1 /******************************************************************************
2 * Copyright (c) 2015 Texas Instruments Incorporated - http://www.ti.com
3 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions
6 * are met:
7 *
8 * Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 *
11 * Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the
14 * distribution.
15 *
16 * Neither the name of Texas Instruments Incorporated nor the names of
17 * its contributors may be used to endorse or promote products derived
18 * from this software without specific prior written permission.
19 *
20 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31 *
32 *****************************************************************************/
34 #include "board_clock.h"
36 const pscConfig pscConfigs[] =
37 {
38 {CSL_PSC_PD_DEBUG_TRC, CSL_PSC_LPSC_DEBUGSS_TRC},
39 {CSL_PSC_PD_DEBUG_TRC, CSL_PSC_LPSC_TETB_TRC},
40 {CSL_PSC_PD_NETCP, CSL_PSC_LPSC_PA},
41 {CSL_PSC_PD_NETCP, CSL_PSC_LPSC_CPGMAC},
42 {CSL_PSC_PD_NETCP, CSL_PSC_LPSC_SA},
43 {CSL_PSC_PD_PCIE, CSL_PSC_LPSC_PCIE},
44 {CSL_PSC_PD_SRIO, CSL_PSC_LPSC_SRIO},
45 {CSL_PSC_PD_HYPERLINK_0, CSL_PSC_LPSC_HYPERLINK_0},
46 {CSL_PSC_PD_SR, CSL_PSC_LPSC_SR},
47 {CSL_PSC_PD_MSMCSRAM, CSL_PSC_LPSC_MSMCSRAM},
48 {CSL_PSC_PD_C66X_COREPAC_0, CSL_PSC_LPSC_C66X_COREPAC_0},
49 {CSL_PSC_PD_C66X_COREPAC_1, CSL_PSC_LPSC_C66X_COREPAC_1},
50 {CSL_PSC_PD_C66X_COREPAC_2, CSL_PSC_LPSC_C66X_COREPAC_2},
51 {CSL_PSC_PD_C66X_COREPAC_3, CSL_PSC_LPSC_C66X_COREPAC_3},
52 {CSL_PSC_PD_C66X_COREPAC_4, CSL_PSC_LPSC_C66X_COREPAC_4},
53 {CSL_PSC_PD_C66X_COREPAC_5, CSL_PSC_LPSC_C66X_COREPAC_5},
54 {CSL_PSC_PD_C66X_COREPAC_6, CSL_PSC_LPSC_C66X_COREPAC_6},
55 {CSL_PSC_PD_C66X_COREPAC_7, CSL_PSC_LPSC_C66X_COREPAC_7},
56 {CSL_PSC_PD_DDR, CSL_PSC_LPSC_DDR3_0},
57 {CSL_PSC_PD_DDR, CSL_PSC_LPSC_DDR3_1},
58 {CSL_PSC_PD_TAC_RAC_01, CSL_PSC_LPSC_TAC},
59 {CSL_PSC_PD_TAC_RAC_01, CSL_PSC_LPSC_RAC_01},
60 {CSL_PSC_PD_RAC_23, CSL_PSC_LPSC_RAC_23},
61 {CSL_PSC_PD_FFTC_01, CSL_PSC_LPSC_FFTC_0},
62 {CSL_PSC_PD_FFTC_01, CSL_PSC_LPSC_FFTC_1},
63 {CSL_PSC_PD_FFTC_2345, CSL_PSC_LPSC_FFTC_2},
64 {CSL_PSC_PD_FFTC_2345, CSL_PSC_LPSC_FFTC_3},
65 {CSL_PSC_PD_FFTC_2345, CSL_PSC_LPSC_FFTC_4},
66 {CSL_PSC_PD_FFTC_2345, CSL_PSC_LPSC_FFTC_5},
67 {CSL_PSC_PD_AIF, CSL_PSC_LPSC_AIF},
68 {CSL_PSC_PD_TCP3D_01, CSL_PSC_LPSC_TCP3D_0},
69 {CSL_PSC_PD_TCP3D_01, CSL_PSC_LPSC_TCP3D_1},
70 {CSL_PSC_PD_TCP3D_23, CSL_PSC_LPSC_TCP3D_2},
71 {CSL_PSC_PD_TCP3D_23, CSL_PSC_LPSC_TCP3D_3},
72 {CSL_PSC_PD_VCP_0123, CSL_PSC_LPSC_VCP_0},
73 {CSL_PSC_PD_VCP_0123, CSL_PSC_LPSC_VCP_1},
74 {CSL_PSC_PD_VCP_0123, CSL_PSC_LPSC_VCP_2},
75 {CSL_PSC_PD_VCP_0123, CSL_PSC_LPSC_VCP_3},
76 {CSL_PSC_PD_VCP_4567, CSL_PSC_LPSC_VCP_4},
77 {CSL_PSC_PD_VCP_4567, CSL_PSC_LPSC_VCP_5},
78 {CSL_PSC_PD_VCP_4567, CSL_PSC_LPSC_VCP_6},
79 {CSL_PSC_PD_VCP_4567, CSL_PSC_LPSC_VCP_7},
80 {CSL_PSC_PD_BCP, CSL_PSC_PD_BCP},
81 {CSL_PSC_PD_DXB, CSL_PSC_LPSC_DXB},
82 {CSL_PSC_PD_HYPERLINK_1, CSL_PSC_LPSC_HYPERLINK_1},
83 {CSL_PSC_PD_XGE, CSL_PSC_LPSC_XGE},
84 {CSL_PSC_PD_ARM, CSL_PSC_LPSC_ARM}
85 };
87 uint32_t Board_getNumPSCconfigs()
88 {
89 return (sizeof(pscConfigs) / sizeof(pscConfig));
90 }