Pyalpha tools for performance audio demo in PRSDK.
[processor-sdk/performance-audio-tools.git] / alpha / dsd_a.h
1 /******************************************************************************
2 * Copyright (c) 2017, Texas Instruments Incorporated - http://www.ti.com
3 *   All rights reserved.
4 *
5 *   Redistribution and use in source and binary forms, with or without
6 *   modification, are permitted provided that the following conditions are met:
7 *       * Redistributions of source code must retain the above copyright
8 *         notice, this list of conditions and the following disclaimer.
9 *       * Redistributions in binary form must reproduce the above copyright
10 *         notice, this list of conditions and the following disclaimer in the
11 *         documentation and/or other materials provided with the distribution.
12 *       * Neither the name of Texas Instruments Incorporated nor the
13 *         names of its contributors may be used to endorse or promote products
14 *         derived from this software without specific prior written permission.
15 *
16 *   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
17 *   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
18 *   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
19 *   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
20 *   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
21 *   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
22 *   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
23 *   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
24 *   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
25 *   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
26 *   THE POSSIBILITY OF SUCH DAMAGE.
27 *****************************************************************************/
29 #ifndef _DSD_A
30 #define _DSD_A
32 #include <acpbeta.h>
34 #define  readDSDChannelConfigurationProgram                     0xc200+STD_BETA_DSD,0x0400
35 #define writeDSDChannelConfigurationProgramStereoUnknown        0xca00+STD_BETA_DSD,0x0400
36 #define writeDSDChannelConfigurationProgramSurround2Unknown_0   0xca00+STD_BETA_DSD,0x0401
37 #define writeDSDChannelConfigurationProgramSurround2Unknown_1   0xca00+STD_BETA_DSD,0x0402
39 #define  readDSDOperationalMode                 0xc200+STD_BETA_DSD,0x0500
40 #define writeDSDOperationalModeDecoding1X       0xca00+STD_BETA_DSD,0x0500
41 #define writeDSDOperationalModeDecoding2X       0xca00+STD_BETA_DSD,0x0501
42 #define writeDSDOperationalModeDecoding4X       0xca00+STD_BETA_DSD,0x0502
43 #define writeDSDOperationalModePASS             0xca00+STD_BETA_DSD,0x0503
45 #define writeDSDOperationalModeDecoding2822To44KHz  writeDSDOperationalModeDecoding1X
46 #define writeDSDOperationalModeDecoding2822To88KHz  writeDSDOperationalModeDecoding2X
47 #define writeDSDOperationalModeDecoding2822To176KHz writeDSDOperationalModeDecoding4X
48 #define writeDSDOperationalModeDecoding5644To44KHz  0xca00+STD_BETA_DSD,0x0504
49 #define writeDSDOperationalModeDecoding5644To88KHz  0xca00+STD_BETA_DSD,0x0505
50 #define writeDSDOperationalModeDecoding5644To176KHz 0xca00+STD_BETA_DSD,0x0506
51 #define writeDSDOperationalModeDecoding11288To44KHz 0xca00+STD_BETA_DSD,0x0507
52 #define writeDSDOperationalModeDecoding11288To88KHz 0xca00+STD_BETA_DSD,0x0508
53 #define writeDSDOperationalModeDecoding11288To176KHz 0xca00+STD_BETA_DSD,0x0509
56 #define  readDSDModulationPercent               0xc200+STD_BETA_DSD,0x0600
57 #define writeDSDModulationPercent50             0xca00+STD_BETA_DSD,0x0600
58 #define writeDSDModulationPercent100            0xca00+STD_BETA_DSD,0x0601
60 #define readDSDSilenceStatus                    0xc200+STD_BETA_DSD,0x0700
62 #define  readDSDMute                            0xc200+STD_BETA_DSD,0x0800
63 #define writeDSDMuteOff                         0xca00+STD_BETA_DSD,0x0800
64 #define writeDSDMuteOn                          0xca00+STD_BETA_DSD,0x0801
66 #define  readDSDDelayBypass                     0xc200+STD_BETA_DSD,0x0900
67 #define writeDSDDelayBypassEnable               0xca00+STD_BETA_DSD,0x0900
68 #define writeDSDDelayBypassDisable              0xca00+STD_BETA_DSD,0x0901
70 #define  readDSDDelayUse                         readDSDDelayBypass
71 #define writeDSDDelayUseDisable                 writeDSDDelayBypassEnable
72 #define writeDSDDelayUseEnable                  writeDSDDelayBypassDisable
74 #define  readDSDDelayLeft                       0xc300+STD_BETA_DSD,0x000a
75 #define writeDSDDelayLeftN(NN)                  0xcb00+STD_BETA_DSD,0x000a,NN
76 #define  readDSDDelayRght                       0xc300+STD_BETA_DSD,0x000c
77 #define writeDSDDelayRghtN(NN)                  0xcb00+STD_BETA_DSD,0x000c,NN
78 #define  readDSDDelayLsur                       0xc300+STD_BETA_DSD,0x000e
79 #define writeDSDDelayLsurN(NN)                  0xcb00+STD_BETA_DSD,0x000e,NN
80 #define  readDSDDelayRsur                       0xc300+STD_BETA_DSD,0x0010
81 #define writeDSDDelayRsurN(NN)                  0xcb00+STD_BETA_DSD,0x0010,NN
82 #define  readDSDDelayCntr                       0xc300+STD_BETA_DSD,0x0012
83 #define writeDSDDelayCntrN(NN)                  0xcb00+STD_BETA_DSD,0x0012,NN
84 #define  readDSDDelaySubw                       0xc300+STD_BETA_DSD,0x0014
85 #define writeDSDDelaySubwN(NN)                  0xcb00+STD_BETA_DSD,0x0014,NN
87 #define  readDSDDelayUnit                       0xc200+STD_BETA_DSD,0x1600
88 #define writeDSDDelayUnitTimeSamples            0xca00+STD_BETA_DSD,0x1600
89 #define writeDSDDelayUnitTimeMilliseconds       0xca00+STD_BETA_DSD,0x1601
91 #define readDSDStatus                           0xc508,STD_BETA_DSD
92 #define readDSDControl                          0xc508,STD_BETA_DSD
94 #endif /* _DSD_A */