/* * Copyright (C) 2017 Texas Instruments Incorporated - http://www.ti.com/ * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #include "dra74x.dtsi" / { compatible = "ti,dra762", "ti,dra7"; ocp { target-module@42c01900 { compatible = "ti,sysc-dra7-mcan", "ti,sysc"; ranges = <0x0 0x42c00000 0x2000>; #address-cells = <1>; #size-cells = <1>; reg = <0x42c01900 0x4>, <0x42c01904 0x4>, <0x42c01908 0x4>; reg-names = "rev", "sysc", "syss"; ti,sysc-mask = <(SYSC_OMAP4_SOFTRESET | SYSC_DRA7_MCAN_ENAWAKEUP)>; ti,syss-mask = <1>; clocks = <&wkupaon_clkctrl DRA7_ADC_CLKCTRL 0>; clock-names = "fck"; m_can0: mcan@1a00 { compatible = "bosch,m_can"; reg = <0x1a00 0x4000>, <0x0 0x18FC>; reg-names = "m_can", "message_ram"; interrupt-parent = <&gic>; interrupts = , ; interrupt-names = "int0", "int1"; clocks = <&mcan_clk>, <&l3_iclk_div>; clock-names = "cclk", "hclk"; bosch,mram-cfg = <0x0 0 0 32 0 0 1 1>; }; }; }; }; /* MCAN interrupts are hard-wired to irqs 67, 68 */ &crossbar_mpu { ti,irqs-skip = <10 67 68 133 139 140>; }; &scm_conf_clocks { dpll_gmac_h14x2_ctrl_ck: dpll_gmac_h14x2_ctrl_ck@3fc { #clock-cells = <0>; compatible = "ti,divider-clock"; clocks = <&dpll_gmac_x2_ck>; ti,max-div = <63>; reg = <0x03fc>; ti,bit-shift=<20>; ti,latch-bit=<26>; assigned-clocks = <&dpll_gmac_h14x2_ctrl_ck>; assigned-clock-rates = <80000000>; }; dpll_gmac_h14x2_ctrl_mux_ck: dpll_gmac_h14x2_ctrl_mux_ck@3fc { #clock-cells = <0>; compatible = "ti,mux-clock"; clocks = <&dpll_gmac_ck>, <&dpll_gmac_h14x2_ctrl_ck>; reg = <0x3fc>; ti,bit-shift = <29>; ti,latch-bit=<26>; assigned-clocks = <&dpll_gmac_h14x2_ctrl_mux_ck>; assigned-clock-parents = <&dpll_gmac_h14x2_ctrl_ck>; }; mcan_clk: mcan_clk@3fc { #clock-cells = <0>; compatible = "ti,gate-clock"; clocks = <&dpll_gmac_h14x2_ctrl_mux_ck>; ti,bit-shift = <27>; reg = <0x3fc>; }; };