summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 0ded541)
raw | patch | inline | side by side (parent: 0ded541)
author | Suman Anna <s-anna@ti.com> | |
Wed, 5 Jun 2019 16:34:32 +0000 (11:34 -0500) | ||
committer | Tero Kristo <t-kristo@ti.com> | |
Mon, 17 Jun 2019 14:31:31 +0000 (17:31 +0300) |
Add the on-chip SRAM present within the MCU domain as a mmio-sram node.
The K3 AM65x SoCs have 512 KB of such memory. Any specific memory range
within this RAM needed by a software module ought to be reserved using
an appropriate child node.
Signed-off-by: Suman Anna <s-anna@ti.com>
Signed-off-by: Tero Kristo <t-kristo@ti.com>
The K3 AM65x SoCs have 512 KB of such memory. Any specific memory range
within this RAM needed by a software module ought to be reserved using
an appropriate child node.
Signed-off-by: Suman Anna <s-anna@ti.com>
Signed-off-by: Tero Kristo <t-kristo@ti.com>
arch/arm64/boot/dts/ti/k3-am65-mcu.dtsi | patch | blob | history |
index 6f7d2b316dedd2eecc278e63b47e0e4572db8bff..afc29eaa263839e72e27e357a00c1d930c0d984e 100644 (file)
power-domains = <&k3_pds 149>;
};
+ mcu_ram: sram@41c00000 {
+ compatible = "mmio-sram";
+ reg = <0x00 0x41c00000 0x00 0x80000>;
+ ranges = <0x0 0x00 0x41c00000 0x80000>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ };
+
mcu_i2c0: i2c@40b00000 {
compatible = "ti,am654-i2c", "ti,omap4-i2c";
reg = <0x0 0x40b00000 0x0 0x100>;