summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 727dc80)
raw | patch | inline | side by side (parent: 727dc80)
author | Roger Quadros <rogerq@ti.com> | |
Thu, 21 Feb 2019 03:13:31 +0000 (21:13 -0600) | ||
committer | Suman Anna <s-anna@ti.com> | |
Mon, 25 Feb 2019 19:31:40 +0000 (13:31 -0600) |
MII_G_RT is a new block that comes with ICSSG. Add it to all the
ICSSG instances on AM65x SoCs.
Signed-off-by: Roger Quadros <rogerq@ti.com>
Signed-off-by: Suman Anna <s-anna@ti.com>
ICSSG instances on AM65x SoCs.
Signed-off-by: Roger Quadros <rogerq@ti.com>
Signed-off-by: Suman Anna <s-anna@ti.com>
arch/arm64/boot/dts/ti/k3-am65-main.dtsi | patch | blob | history |
index 944f3f2ae07ec3198e33ec53a24e3ef0bd0405af..fb04d01992e26cdf386bf39948527fde26fb6773 100644 (file)
reg = <0xb032000 0x100>;
};
+ icssg0_mii_g_rt: mii-g-rt@b033000 {
+ compatible = "syscon";
+ reg = <0xb033000 0x1000>;
+ };
+
icssg0_intc: interrupt-controller@b020000 {
compatible = "ti,am654-icssg-intc";
reg = <0xb020000 0x2000>;
reg = <0xb132000 0x100>;
};
+ icssg1_mii_g_rt: mii-g-rt@b133000 {
+ compatible = "syscon";
+ reg = <0xb133000 0x1000>;
+ };
+
icssg1_intc: interrupt-controller@b120000 {
compatible = "ti,am654-icssg-intc";
reg = <0xb120000 0x2000>;
reg = <0xb232000 0x100>;
};
+ icssg2_mii_g_rt: mii-g-rt@b233000 {
+ compatible = "syscon";
+ reg = <0xb233000 0x1000>;
+ };
+
icssg2_intc: interrupt-controller@b220000 {
compatible = "ti,am654-icssg-intc";
reg = <0xb220000 0x2000>;