]> Gitweb @ Texas Instruments - Open Source Git Repositories - git.TI.com/gitweb - sitara-epos/sitara-epos-kernel.git/blob - arch/arm/mach-omap2/gpmc-nand.c
arm: am33xx: Add CPSW MII mac select support
[sitara-epos/sitara-epos-kernel.git] / arch / arm / mach-omap2 / gpmc-nand.c
1 /*
2  * gpmc-nand.c
3  *
4  * Copyright (C) 2009 Texas Instruments
5  * Vimal Singh <vimalsingh@ti.com>
6  *
7  * This program is free software; you can redistribute it and/or modify
8  * it under the terms of the GNU General Public License version 2 as
9  * published by the Free Software Foundation.
10  */
12 #include <linux/kernel.h>
13 #include <linux/platform_device.h>
14 #include <linux/io.h>
15 #include <linux/mtd/nand.h>
17 #include <asm/mach/flash.h>
19 #include <plat/nand.h>
20 #include <plat/board.h>
21 #include <plat/gpmc.h>
23 static struct resource gpmc_nand_resource = {
24         .flags          = IORESOURCE_MEM,
25 };
27 static struct platform_device gpmc_nand_device = {
28         .name           = "omap2-nand",
29         .id             = 0,
30         .num_resources  = 1,
31         .resource       = &gpmc_nand_resource,
32 };
34 static int omap2_nand_gpmc_retime(struct omap_nand_platform_data *gpmc_nand_data)
35 {
36         struct gpmc_timings t;
37         int err;
39         if (!gpmc_nand_data->gpmc_t)
40                 return 0;
42         memset(&t, 0, sizeof(t));
43         t.sync_clk = gpmc_nand_data->gpmc_t->sync_clk;
44         t.cs_on = gpmc_round_ns_to_ticks(gpmc_nand_data->gpmc_t->cs_on);
45         t.adv_on = gpmc_round_ns_to_ticks(gpmc_nand_data->gpmc_t->adv_on);
47         /* Read */
48         t.adv_rd_off = gpmc_round_ns_to_ticks(
49                                 gpmc_nand_data->gpmc_t->adv_rd_off);
50         t.oe_on  = t.adv_on;
51         t.access = gpmc_round_ns_to_ticks(gpmc_nand_data->gpmc_t->access);
52         t.oe_off = gpmc_round_ns_to_ticks(gpmc_nand_data->gpmc_t->oe_off);
53         t.cs_rd_off = gpmc_round_ns_to_ticks(gpmc_nand_data->gpmc_t->cs_rd_off);
54         t.rd_cycle  = gpmc_round_ns_to_ticks(gpmc_nand_data->gpmc_t->rd_cycle);
56         /* Write */
57         t.adv_wr_off = gpmc_round_ns_to_ticks(
58                                 gpmc_nand_data->gpmc_t->adv_wr_off);
59         t.we_on  = t.oe_on;
60         if (cpu_is_omap34xx()) {
61             t.wr_data_mux_bus = gpmc_round_ns_to_ticks(
62                                 gpmc_nand_data->gpmc_t->wr_data_mux_bus);
63             t.wr_access = gpmc_round_ns_to_ticks(
64                                 gpmc_nand_data->gpmc_t->wr_access);
65         }
66         t.we_off = gpmc_round_ns_to_ticks(gpmc_nand_data->gpmc_t->we_off);
67         t.cs_wr_off = gpmc_round_ns_to_ticks(gpmc_nand_data->gpmc_t->cs_wr_off);
68         t.wr_cycle  = gpmc_round_ns_to_ticks(gpmc_nand_data->gpmc_t->wr_cycle);
70         /* Configure GPMC */
71         if (gpmc_nand_data->devsize == NAND_BUSWIDTH_16)
72                 gpmc_cs_configure(gpmc_nand_data->cs, GPMC_CONFIG_DEV_SIZE, 1);
73         else
74                 gpmc_cs_configure(gpmc_nand_data->cs, GPMC_CONFIG_DEV_SIZE, 0);
75         gpmc_cs_configure(gpmc_nand_data->cs,
76                         GPMC_CONFIG_DEV_TYPE, GPMC_DEVICETYPE_NAND);
77         err = gpmc_cs_set_timings(gpmc_nand_data->cs, &t);
78         if (err)
79                 return err;
81         return 0;
82 }
84 int __init gpmc_nand_init(struct omap_nand_platform_data *gpmc_nand_data)
85 {
86         int err = 0;
87         struct device *dev = &gpmc_nand_device.dev;
89         gpmc_nand_device.dev.platform_data = gpmc_nand_data;
91         err = gpmc_cs_request(gpmc_nand_data->cs, NAND_IO_SIZE,
92                                 &gpmc_nand_data->phys_base);
93         if (err < 0) {
94                 dev_err(dev, "Cannot request GPMC CS\n");
95                 return err;
96         }
98          /* Set timings in GPMC */
99         err = omap2_nand_gpmc_retime(gpmc_nand_data);
100         if (err < 0) {
101                 dev_err(dev, "Unable to set gpmc timings: %d\n", err);
102                 return err;
103         }
105         /* Enable RD PIN Monitoring Reg */
106         if (gpmc_nand_data->dev_ready) {
107                 gpmc_cs_configure(gpmc_nand_data->cs, GPMC_CONFIG_RDY_BSY, 1);
108         }
110         gpmc_nand_data->ctrl_clk = gpmc_clock();
111         err = platform_device_register(&gpmc_nand_device);
112         if (err < 0) {
113                 dev_err(dev, "Unable to register NAND device\n");
114                 goto out_free_cs;
115         }
117         return 0;
119 out_free_cs:
120         gpmc_cs_free(gpmc_nand_data->cs);
122         return err;