author | Mike Dunn <mikedunn@newsguy.com> | |
Fri, 21 Jun 2013 16:12:28 +0000 (09:12 -0700) | ||
committer | Marek Vasut <marex@denx.de> | |
Sat, 22 Jun 2013 13:25:28 +0000 (15:25 +0200) | ||
commit | 9dc8fef2583f23ca6a99c6f5e709a8b80018364f | |
tree | 7bcd2987166a8f966dcfc4e4610376d7f061ea36 | tree | snapshot (tar.xz tar.gz zip) |
parent | 84c617beb2ddcda03e36abe553432e2784ada6b7 | commit | diff |
pxa: fix memory coherency problem after relocation
On the xscale, the icache must be invalidated and the write buffers drained
after writing code over the data bus, even if the caches are disabled. Tested
on the pxa270.
Signed-off-by: Mike Dunn <mikedunn@newsguy.com>
On the xscale, the icache must be invalidated and the write buffers drained
after writing code over the data bus, even if the caches are disabled. Tested
on the pxa270.
Signed-off-by: Mike Dunn <mikedunn@newsguy.com>
arch/arm/lib/relocate.S | diff | blob | history |