blob: b86827a280e407c546a45db2f8d0a6d089a83504 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
|
/*----------------------------------------------------------------------------*/
/* File: mcuXiplinker.cmd */
/* Description: */
/* Link command file for Maxwell Multicore Testcase */
/* */
/* Platform: R5 Cores on AM65xx */
/* (c) Texas Instruments 2019, All rights reserved. */
/*----------------------------------------------------------------------------*/
--entry_point=_sblTestResetVectors
--stack_size=0x1000
MEMORY
{
OSPI_MCU1_CPU0_XIP_VEC : origin=0x500e0000 length=0x40 /* 64B */
OSPI_MCU1_CPU0_XIP : origin=0x500e0040 length=0x2000 - 0x40 /* 8KB - 64B*/
MSMC3_MCU1_CPU0 : origin=0x70010800 length=0x2000 - 0x800 /* 8KB */
}
SECTIONS
{
.rstvectors : {} palign(8) > OSPI_MCU1_CPU0_XIP_VEC
.sbl_mcu_1_0_resetvector : {} palign(8) > OSPI_MCU1_CPU0_XIP
.stack : {} palign(8) > MSMC3_MCU1_CPU0
}
|